Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

XR22802 Datasheet(PDF) 39 Page - Exar Corporation

Part # XR22802
Description  Hi-Speed USB to 10/100 Ethernet Bridge
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XR22802 Datasheet(HTML) 39 Page - Exar Corporation

Back Button XR22802 Datasheet HTML 35Page - Exar Corporation XR22802 Datasheet HTML 36Page - Exar Corporation XR22802 Datasheet HTML 37Page - Exar Corporation XR22802 Datasheet HTML 38Page - Exar Corporation XR22802 Datasheet HTML 39Page - Exar Corporation XR22802 Datasheet HTML 40Page - Exar Corporation XR22802 Datasheet HTML 41Page - Exar Corporation XR22802 Datasheet HTML 42Page - Exar Corporation XR22802 Datasheet HTML 43Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 46 page
background image
© 2015 Exar Corporation
XR22802
39 / 46
exar.com/XR22802
Rev 1B
EDGE_PULL_UP_0 (0x3C7) - Read/Write
EDGE_PULL_DOWN_0 (0x3C8) - Read/Write
EDGE_INTR_MASK_0 (0x3C9) - Read/Write
EDGE_INTR_POS_EDGE_0 (0x3CA) - Read/Write
Bit
Default
Description
15:0
0xFFFF
E[15:0]
0: Disable internal pull-up resistor on IO pin assigned to EDGE function and configured as an input
1: Enable internal pull-up resistor on IO pin assigned to EDGE function and configured as an input
Bit
Default
Description
15:0
0x0000
E[15:0]
0: Disable internal pull-down resistor on IO pin assigned to EDGE function and configured as an input
1: Enable internal pull-down resistor on IO pin assigned to EDGE function and configured as an input
Bit
Default
Description
15:0
0x0000
E[15:0]
Writing a ’1’ in this register enables an input pin for the corresponding bit position EDGE IO pin(s) configured as
an input to generate an interrupt if either EDGE_INTR_POS_EDGE and / or EDGE _INTR_NEG_EDGE regis-
ters has also been enabled. An EDGE pin configured as an output has no effect.
0: IO pin will not generate an interrupt
1: IO pin assigned to EDGE function and configured as an input will generate an interrupt
Bit
Default
Description
15:0
0xFFFF
E[15:0]
Writing a ’1’ in this register enables an interrupt to be generated on the rising edge of the corresponding bit posi-
tion EDGE IO pin(s) configured as an input if the EDGE_INTR_MASK register is enabled for that pin. If the
EDGE_INTR_NEG_EDGE register is also enabled, interrupts will be generated on both edges. Writing to an
EDGE pin configured as an output has no effect.
0: IO pin will not generate an interrupt on rising edge
1: IO pin assigned to EDGE function and configured as an input will generate an interrupt on rising edge if cor-
responding EDGE_INTR_MASK bit is set



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com