| Electronic Components Datasheet Search |
|
24AA044-E/ST Datasheet(PDF) 5 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24AA044-E/ST Datasheet(HTML) 5 Page - Microchip Technology |
|
5 / 32 page ![]() 2014 Microchip Technology Inc. DS20005286A-page 5 24AA044 2.0 PIN DESCRIPTIONS Pin Function Table 2.1 Serial Data (SDA) SDA is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal; therefore, the SDA bus requires a pull-up resistor to VCC (typical 10 k for 100 kHz, 2 k for 400kHz and 1MHz). For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions. 2.2 Serial Clock (SCL) The SCL input is used to synchronize the data transfer from and to the device. 2.3 Chip Address Inputs (A1, A2) The levels on the A1 and A2 inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true. Up to four 24AA044 devices may be connected to the same bus by using different Chip Select bit combina- tions. These inputs must be connected to either VCC or VSS. 2.4 Write-Protect (WP) WP is the hardware write-protect pin. It must be tied to VCC or VSS. If tied to Vcc, hardware write protection is enabled. If WP is tied to Vss, the hardware write protection is disabled. 2.5 Noise Protection The 24AA044 employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below 1.35V at nominal conditions. The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus. 3.0 FUNCTIONAL DESCRIPTION The 24AA044 supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as receiver. The bus has to be controlled by a master device that gener- ates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24AA044 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Name PDIP SOIC TSSOP UDFN MSOP Description NC 1 1 1 1 1 Not Connected A1 2 2 2 2 2 Chip Address Input A2 3 3 3 3 3 Chip Address Input VSS 44 4 4 4 Ground SDA 5 5 5 5 5 Serial Address/Data I/O SCL 6 6 6 6 6 Serial Clock WP 7 7 7 7 7 Write-Protect Input VCC 8 8 8 8 8 +1.7 to 5.5V Power Supply |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |