Electronic Components Datasheet Search
  English  ▼

X  

MS8870 Datasheet(PDF) 2 Page - List of Unclassifed Manufacturers

Part # MS8870
Description  DTMF Receiver
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MS8870 Datasheet(HTML) 2 Page - List of Unclassifed Manufacturers

  MS8870 Datasheet HTML 1Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 2Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 3Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 4Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 5Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 6Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 7Page - List of Unclassifed Manufacturers MS8870 Datasheet HTML 8Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
MOSA ELECTRONICS
MS8870
DTMF Receiver
- 2 -
Pin Description
Pin #
Name
Description
1
IN +
Non-inverting op-amp input.
2
IN -
Inverting op-amp input.
3
GS
Gain select. Gives access to output of front end differential amplifier for connection
of feedback resistor.
4
VREF
Reference voltage output, nominally VDD /2 is used to bias inputs at mid-rail (see Fig.
2).
5
IC
Internal connection. Must be tied to Vss.
6
IC
Internal connection. Must be tied to Vss.
7
OSC1
Clock input.
8
OSC2
Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes
the internal oscillator circuit.
9
Vss
Negative power supply input.
10
TOE
3-state output enable (input). Logic high enables the outputs Q1-Q4 Internal pull up.
11-14
Q1-Q4
3-state data output. When enable by TOE, provide the code
corresponding to the last
valid tone-pair received (see Fig. 5).
15
StD
Delayed steering output. Presents a logic high when a received tone-pair has been
registered and the output latch updated; return to logic low when the voltage on St/GT
falls below VTSt.
16
ESt
Early steering output. Presents a logic high once the digital algorithm has detected a
valid tone pair (signal condition). Any momentary loss of signal condition will cause
ESt to return to a logic low.
17
St/GT
Steering input/guard time output (bi-directional). A voltage greater than VTSt detected
at St causes the device to register the detected tone pair and update the output latch. A
Voltage less than VTSt frees the device to accept a new tone pair. The GT output acts
to reset the external steering time-constant; its state is a function of ESt and the
voltage on St.
18
VDD
Positive power supply input.
Absolute Maximum Ratings
Parameter
Min
Max
Units
1
Power supply voltage VDD-Vss
6
V
2
Voltage on any pin
Vss - 0.3
VDD + 0.3
V
3
Current at any pin
10
mA
4
Operating temperature
-40
+85
℃
5
Storage temperature
-65
+150
℃
6
Package power dissipation
1000
mW



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com