TNETX3150 datasheet(14/113 Pages) TI1

14 / 113 page

TNETX3150/TNETX3150A

ThunderSWITCH™ 15-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions (Continued)

DRAM interface (continued)

TERMINAL

I/O

DESCRIPTION

NAME†

NO.

I/O

DESCRIPTION

DD26

R23

DD27

R24

DD28

R25

DD29

R26

DD30

T23

I/O

DRAM data bus DD00 DD35 is bidirectional

DD31

T24

I/O

DRAM data bus. DD00–DD35 is bidirectional.

DD32

T25

DD33

T26

DD34

U24

DD35

U25

DOE

F24

DRAM output enable. DOE is the DRAM output-enable command.

DWE

F25

DRAM write enable. DWE is the DRAM read/write command.

† DD00 is the least-significant bit.

external address match (EAM) interface

TERMINAL

I/O

DESCRIPTION

NAME

NO.

I/O

DESCRIPTION

EAM15

(mode select)

AD21

External address match. When EAM15 is high and EAM04 is low, it indicates that the least-significant

nibble EAM03–EAM00 contains a routing code for the single-selected port.

EAM00

AB26

EAM01

AB24

EAM02

AB23

EAM03

AC26

EAM04

AC25

EAM05

AC24

EAM06

AD26

External address match. When EAM15 is low, a high on EAMXX (XX = 14–0) indicates the data frame

EAM07

AF24

)

is transmitted from that single-selected port.

EAM08

AD23

EAM00 is the least-significant bit and is associated with port 00.

EAM09

AE23

EAM10

AF23

EAM11

AC22

EAM12

AD22

EAM13

AF22

EAM14

AC21

TNETX3150 Datasheet(PDF) 14 Page - Texas Instruments

TNETX3150 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL