Electronic Components Datasheet Search
  English  ▼

X  

VSP1221 Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part # VSP1221
Description  12-BIT, 21-MSPS, ULTRALOW-POWER CCD SIGNAL PROCESSOR
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

VSP1221 Datasheet(HTML) 10 Page - Texas Instruments

Back Button VSP1221 Datasheet HTML 6Page - Texas Instruments VSP1221 Datasheet HTML 7Page - Texas Instruments VSP1221 Datasheet HTML 8Page - Texas Instruments VSP1221 Datasheet HTML 9Page - Texas Instruments VSP1221 Datasheet HTML 10Page - Texas Instruments VSP1221 Datasheet HTML 11Page - Texas Instruments VSP1221 Datasheet HTML 12Page - Texas Instruments VSP1221 Datasheet HTML 13Page - Texas Instruments VSP1221 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
www.ti.com
SERIAL DATA FORMAT
Standard Functionality
REGISTER DESCRIPTION
(2)
VSP1221
SLES012A – SEPTEMBER 2001 – REVISED JULY 2004
The serial data is always grouped in 16-bit blocks with the following format. Multiple 16-bit blocks can be send
through the SDIN pin (pin 47) keeping SLOAD (pin 46) low.
SD15
SD14
SD13
SD12
SD11
SD10
SD9
SD8
SD7
SD6
SD5
SD4
SD3
SD2
SD1
SD0
MSB
LSB
RD/WR(1)
A4
A3
A2
A1
A0
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Register Address
Register Data
(1)
RD/WR = 0, Write into registers, RD/WR = 1, Read from registers
REGISTER ADDRESS
REGISTER NAME
REGISTER FUNCTION
A4
A3
A2
A1
A0
0
0
0
0
0
Control register
Mode control
0
0
0
0
1
PGA register
Gain control
0
0
0
1
0
User DAC1 register
User DAC1 control
0
0
0
1
1
User DAC2 register
User DAC2 control
0
0
1
0
0
Reserved
Reserved
0
0
1
0
1
Reserved
Reserved
0
0
1
1
0
OB register
OB level control
0
0
1
1
1
Blanking register
Blanking output control
0
1
0
0
0
Signal polarity register
Clock signal polarity control
0
1
0
0
1
Timing register 1
ADCCLK
0
1
0
1
0
Timing register 2
SHP
(2)
The register values are updated as soon as the register is written. It may take 0 to 9 ADCCLK cycles for it to have effect on the device.
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com