Electronic Components Datasheet Search
  English  ▼

X  

MB87P2020 Datasheet(PDF) 21 Page - fujitsu semiconductor

Part # MB87P2020
Description  Colour LCD/CRT/TV Controller
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [fujitsu semiconductor]
Direct Link  
Logo FUJITSU - fujitsu semiconductor

MB87P2020 Datasheet(HTML) 21 Page - fujitsu semiconductor

Back Button MB87P2020 Datasheet HTML 17Page - fujitsu semiconductor MB87P2020 Datasheet HTML 18Page - fujitsu semiconductor MB87P2020 Datasheet HTML 19Page - fujitsu semiconductor MB87P2020 Datasheet HTML 20Page - fujitsu semiconductor MB87P2020 Datasheet HTML 21Page - fujitsu semiconductor MB87P2020 Datasheet HTML 22Page - fujitsu semiconductor MB87P2020 Datasheet HTML 23Page - fujitsu semiconductor MB87P2020 Datasheet HTML 24Page - fujitsu semiconductor MB87P2020 Datasheet HTML 25Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 356 page
background image
Graphic Controller Overview
Clock supply and generation
Page 21
3 Clock supply and generation
GDC has a flexible clocking concept where four input clocks (OSC_IN/OUT, DIS_PIXCLK, ULB_CLK,
RCLK) can be used as clock source for Core clock (CLKK) and Display clock (CLKD).
The user can choose by software whether to take the direct clock input or the output of an APLL independ-
ent for Core- and Display clock. Both output clocks have different dividers programmable by software
(DIV x for CLKD and DIV z for CLKK). The clock gearing facilities offer the possibility to scale system
performance and power consumption as needed.
Beside these two configurable clocks (CLKK and CLKD) GDC needs two additional internal clocks:
CLKM and CLKV (see also figure 3-1). CLKV is exclusively for video interface and is connected to input
clock pin VSC_CLKV. CLKM is used for User Logic Bus (ULB) interface and is connected to input clock
ULB_CLK. As already mentioned ULB_CLK can also be used to build CLKK and/or CLKD.
Table 3-1 shows all clocks used by GDC with their requirements.
Table 3-1: Clock supply
Clock
Type
Symbol
Requirements
Unit
Min
Typ
Max
XTAL clock
input
OSC_IN, OSC_OUT
12a
-64
MHz
Reserve clock
input
RCLK
ULB_CLKb
-64
MHz
ULB clock
input
ULB_CLK
-
-
64
MHz
Pixel clock
input
DIS_PIXCLK
-
-
54
MHz
Video clock
input
VSC_CLKV
-
-
54c
MHz
Core clock
internal
CLKK
ULB_CLK
-
64
MHz
Display clock
internal
CLKD
-
-
54
MHz
Video clock
internal
CLKV
-
-
54c
MHz
ULB clock
internal
CLKM
-
-
64
MHz
(Jasmine only)
MUL y
DIV x
DIV z
OSC_IN/OUT
DIS_PIXCLK
ULB_CLK
RCLK
PLL Clock
Direct Clock
VSC_CLKV
System Clock Prescaler
Pixel Clock Prescaler
invert option
invert option
CLKK
CLKM
CLKV
CLKD
APLL
Figure 3-1: Clock gearing and distribution



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com