Electronic Components Datasheet Search
  English  ▼

X  

SC7313 Datasheet(PDF) 7 Page - Silan Microelectronics Joint-stock

Part # SC7313
Description  DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILAN [Silan Microelectronics Joint-stock]
Direct Link  http://www.silan.com.cn
Logo SILAN - Silan Microelectronics Joint-stock

SC7313 Datasheet(HTML) 7 Page - Silan Microelectronics Joint-stock

Back Button SC7313 Datasheet HTML 3Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 4Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 5Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 6Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 7Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 8Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 9Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 10Page - Silan Microelectronics Joint-stock SC7313 Datasheet HTML 11Page - Silan Microelectronics Joint-stock Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
Silan
Semiconductors
SC7313
HANGZHOU SILAN MICROELECTRONICS JOINT-STOCK CO.,LTD
Rev: 1.1
2002.02.26
7
APPLICATION NOTES
1. I
2C BUS INTERFACE
Data transmission from microprocessor to the SC7313 and viceversa takes place through the 2 wires I2CBUS
interface, consisting of the two lines SDA and SCL(pull-up resistors to positive supply voltage must be connected).
2. DATA VALIDITY
As shown in Figure 17, the data of the SDA line must be stable during the high period of the clock. The HIGH
and LOW state of the dtat line can only change when the clock signal on the SCL line is LOW.
SDA
SCL
DATA LINE
STABLE, DATA
VALID
CHANGE
DATA
ALLOWED
Fig. 17 Data Validity on the I2CBUS
3. START AND STOP CONDITIONS
As shown in Figure 18, a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The
stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.
//
//
SCL
SDA
start
stop
I2C
BUS
Fig. 18 Timing diagram of I2CBUS
4. BYTE FORMAT
Every byte transferred on the SDA line must obtain 8 bits. Each byte must be followed by the an acknowledge
bit. The MSB is transferred first.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com