Electronic Components Datasheet Search
  English  ▼

X  

TPS40056 Datasheet(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
Part # TPS40056
Description  WIDE-INPUT SYNCHRONOUS, TRACKING BUCK CONTROLLER
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TPS40056 Datasheet(HTML) 13 Page - Texas Instruments

Back Button TPS40056 Datasheet HTML 9Page - Texas Instruments TPS40056 Datasheet HTML 10Page - Texas Instruments TPS40056 Datasheet HTML 11Page - Texas Instruments TPS40056 Datasheet HTML 12Page - Texas Instruments TPS40056 Datasheet HTML 13Page - Texas Instruments TPS40056 Datasheet HTML 14Page - Texas Instruments TPS40056 Datasheet HTML 15Page - Texas Instruments TPS40056 Datasheet HTML 16Page - Texas Instruments TPS40056 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 33 page
background image
TPS40056
SLVS612 − APRIL 2006
13
www.ti.com
APPLICATION INFORMATION
LOOP COMPENSATION
Voltage-mode buck-type converters are typically compensated using Type III networks. Since the TPS40056
includes no voltage feedforward control, the gain of the PWM modulator must be included. The modulator gain
is described in Figure 5.
A
MOD +
V
IN
V
S
or
A
MOD(dB) + 20
log
V
IN
V
S
Duty dycle, D, varies from 0 to 1 as the control voltage, VC, varies from the minimum ramp voltage to the
maximum ramp voltage, VS. Also, for a synchronous buck converter, D = VO / VIN. To get the control voltage
to output voltage modulator gain in terms of the input voltage and ramp voltage,
D
+
V
O
V
IN
+
V
C
V
S
or
V
O
V
C
+
V
IN
V
S
Calculate the Poles and Zeros
For a buck converter using voltage mode control there is a double pole due to the output L-CO. The double pole
is located at the frequency calculated in equation (16).
f
LC +
1
2
p
L
C
O
(Hertz)
There is also a zero created by the output capacitance, CO, and its associated ESR. The ESR zero is located
at the frequency calculated in equation (17).
f
Z +
1
2
p
ESR
C
O
(Hertz)
Calculate the value of RBIAS to set the output voltage, VOUT.
R
BIAS +
V
EA_REF
R1
V
OUT * VEA_REF
W
The maximum crossover frequency (0 dB loop gain) is calculated in equation (19).
f
C +
f
SW
4
(Hertz)
Typically, fC is selected to be close to the midpoint between the L-CO double pole and the ESR zero. At this
frequency, the control to output gain has a –2 slope (−40 dB/decade), while the Type III topology has a +1 slope
(20 dB/decade), resulting in an overall closed loop –1 slope (−20 dB/decade).
Figure 5 shows the modulator gain, L-C filter, output capacitor ESR zero, and the resulting response to be
compensated.
(14)
(15)
(16)
(17)
(18)
(19)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com