Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed

to produce groups of 16 vertical stripes across the display.

Note 9:

Figure 1 and Figure 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.

DS012615-5

FIGURE 2. “16 Grayscale” Test Pattern

DS012615-6

FIGURE 3. DS90CF563 (Transmitter) LVDS Output Load and Transition Times

DS012615-7

FIGURE 4. DS90CF564 (Receiver) CMOS/TTL Output Load and Transition Times

DS012615-8

FIGURE 5. DS90CF563 (Transmitter) Input Clock Transition Time

www.national.com

6