SLTS175 datasheet(2/9 Pages) TI1

2 / 9 page

For technical support and more information, see inside back cover or visit www.ti.com

SLTS175 FEBRUARY 2003

PT5540 Series

12-W 5-V Input Step-Up (Boost)

Integrated Switching Regulator

Specifications (Unless otherwise stated, Ta =25°C, Vin =5V, Cin =100µF, Cout =100µF, and Io =Iomax)

PT5540 SERIES

Characteristics

Symbols

Conditions

Min

Typ

Max

Units

Output Current

Over Vin range

PT5541/8

0.1 (1)

—1

PT55420.1

—

0.75

PT5544

0.1

—

1.75

PT5545

0.1

—

1.5

PT5546

0.1

—

1.3

Input Voltage Range

Vin

Over Io range

Vo >10V

4.5

Vo ≤10V

4.5

—

(Vo–1)

Set-Point Voltage Tolerance

Vo tol

—

±2%Vo

Temperature Variation

∆Regtemp

–40°C <Ta < +85°C, Io =Iomin

—

±0.5

—

%Vo

Line Regulation

∆Regline

Over Vin range

—

±0.5

%Vo

Load Regulation

∆Regload

Over Io range

—

±0.5

%Vo

Total Output Variation

∆Regtot

Includes set-point, line, load,

—±3

—

%Vo

–40°C

≤ Ta ≤ +85°C

Efficiency

Io =75% of Iomax

PT5541/8

—

PT5542—

—

PT5544

—

PT5545

—

PT5546

—

Vo Ripple (pk-pk)

20MHz bandwidth

—

%Vo

Transient Response

ttr

1A/µs load step, 50% of Iomax

—

150

—

µSec

∆Vtr

Vo over/undershoot

—

%Vo

Under-Voltage Lockout

UVLO

Vin increasing

—

4.3

—

Hysterisis

0.1

0.2—

Start-up Current

Iinstart

On start up, Cout =560uF

—

Iin + 0.5

—

Switching Frequency

ƒo

Over Vin and Io ranges

300

350

400

kHz

External Capacitance

Cin

100 (3)

——

µF

Cout

100 (3)

—

560

Operating Temperature Range

Over Vin range

–40 (4)

—+85 (5)

°C

Storage Temperature

—

-40

—

+125

°C

Mechanical Shock

Per Mil-STD-883D, Method 2002.3 , 1 msec,

—

500

—

G’s

Half Sine, mounted to a fixture

Mechanical Vibration

Per Mil-STD-883D, Method 2007.2,

20-2000 Hz, Soldered in a PC board

—

20 (6)

—G’s

Weight

—

6.5

—

grams

Flammability

—

Materials meet UL 94V-0

Notes: (1) The ISR will operate down to no load with reduced specifications.

(2) Boost topology ISRs are not short circuit protected.

(3) The PT5540 Series requires a 100µF electrolytic or tantalum capacitor at both the input and output for proper operation in all applications.

(4) For operation below 0°C, the output capacitor C2 must have stable characteristics. Use either a low ESR tantalum or Oscon® capacitor.

(5) See SOA curves or consult factory for the appropriate derating.

(6) The case pins on the through-hole package types (suffixes N & A) must be soldered. For more information see the applicable package outline drawing.

SLTS175 Datasheet(PDF) 2 Page - Texas Instruments

SLTS175 Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9

Datasheet Download

Link URL