| Electronic Components Datasheet Search |
|
ST7MC1 Datasheet(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1 Datasheet(HTML) 32 Page - STMicroelectronics |
|
32 / 308 page ![]() ST7MC1/ST7MC2 32/308 SYSTEM INTEGRITY MANAGEMENT (Cont’d) 6.3.2 Auxiliary Voltage Detector (AVD) The Voltage Detector function (AVD) is based on an analog comparison between a VIT-(AVD) and VIT+(AVD) reference value and the VDD main sup- ply. The VIT- reference value for falling voltage is lower than the VIT+ reference value for rising volt- age in order to avoid parasitic detection (hystere- sis). The output of the AVD comparator is directly read- able by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only. Caution: The AVD function is active only if the LVD is enabled through the option byte (see sec- tion 14.1 on page 290). 6.3.2.1 Monitoring the VDD Main Supply If the AVD interrupt is enabled, an interrupt is gen- erated when the voltage crosses the VIT+(AVD) or VIT-(AVD) threshold (AVDF bit toggles). In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcon- troller. See Figure 18. The interrupt on the rising edge is used to inform the application that the VDD warning state is over. If the voltage rise time trv is less than 256 or 4096 CPU cycles (depending on the reset delay select- ed by option byte), no AVD interrupt will be gener- ated when VIT+(AVD) is reached. If trv is greater than 256 or 4096 cycles then: – If the AVD interrupt is enabled before the VIT+(AVD) threshold is reached, then 2 AVD inter- rupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached. – If the AVD interrupt is enabled after the VIT+(AVD) threshold is reached then only one AVD interrupt will occur. Figure 18. Using the AVD to Monitor VDD VDD VIT+(AVD) VIT-(AVD) AVDF bit 0 0 1 IF AVDIE bit = 1 Vhyst AVD INTERRUPT REQUEST INTERRUPT PROCESS INTERRUPT PROCESS VIT+(LVD) VIT-(LVD) LVD RESET Early Warning Interrupt (Power has dropped, MCU not not yet in reset) trv VOLTAGE RISE TIME 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |