Electronic Components Datasheet Search
  English  ▼

X  

ST7MC2 Datasheet(PDF) 217 Page - STMicroelectronics

Part # ST7MC2
Description  8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7MC2 Datasheet(HTML) 217 Page - STMicroelectronics

Back Button ST7MC2 Datasheet HTML 213Page - STMicroelectronics ST7MC2 Datasheet HTML 214Page - STMicroelectronics ST7MC2 Datasheet HTML 215Page - STMicroelectronics ST7MC2 Datasheet HTML 216Page - STMicroelectronics ST7MC2 Datasheet HTML 217Page - STMicroelectronics ST7MC2 Datasheet HTML 218Page - STMicroelectronics ST7MC2 Datasheet HTML 219Page - STMicroelectronics ST7MC2 Datasheet HTML 220Page - STMicroelectronics ST7MC2 Datasheet HTML 221Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 308 page
background image
ST7MC1/ST7MC2
217/308
MOTOR CONTROLLER (Cont’d)
PWM CONTROL REGISTER (MPCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = PMS: PWM Mode Selection.
0: Standard mode: bit b7 in the MCPxH register
represents the extension bit.
1: “8-bit” mode: bit b7 (extension bit) in the MCPxH
register is located in the MPCR register (OVFx
bits); the number of active bits in MCPxH and
MCPxL is decreased to b15:b8 instead of
b15:b3.
Bit 6 = OVFU: Phase U 100% duty cycle Selec-
tion.
0: Duty cycle defined by MCPUH:MCPUL register.
1: Duty cycle set at 100% on phase U at next up-
date event and maintained till the next one. This
bit is reset once transferred to the active register
on update event.
Bit 5 = OVFV: Phase V 100% duty cycle Selection.
0: Duty cycle defined by MCPVH:MCPVL register.
1: Duty cycle set at 100% on phase V at next up-
date event and maintained till the next one. This
bit is reset once transferred to the active register
on update event.
Bit 4 = OVFW: Phase W 100% duty cycle Selec-
tion.
0: Duty cycle defined by MCPWH:MCPWL regis-
ter.
1: Duty cycle set at 100% on phase W at next up-
date event and maintained till the next one. This
bit is reset once transferred to the active register
on update event.
Bit 3 = CMS: PWM Counter Mode Selection.
0: Edge-aligned mode
1: Center-aligned mode
Bits 2:0 = PCP[2:0] PWM counter prescaler value.
This value divides the Fmtc frequency by N, where
N is PCP[2:0] value. Table 73 shows the resulting
frequency of the PWM counter input clock.
Table 73. PWM clock prescaler
70
PMS
OVFU OVFV OVFW
CMS
PCP2
PCP1
PCP0
PCP2
PCP1
PCP0
PWM counter input clock
00
0
Fmtc
00
1
Fmtc/2
01
0
Fmtc/3
01
1
Fmtc/4
10
0
Fmtc/5
10
1
Fmtc/6
11
0
Fmtc/7
11
1
Fmtc/8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com