Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

VPC3233D Datasheet(PDF) 65 Page - Micronas

Part # VPC3233D
Description  Comb Filter Video Processor
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

VPC3233D Datasheet(HTML) 65 Page - Micronas

Back Button VPC3233D Datasheet HTML 61Page - Micronas VPC3233D Datasheet HTML 62Page - Micronas VPC3233D Datasheet HTML 63Page - Micronas VPC3233D Datasheet HTML 64Page - Micronas VPC3233D Datasheet HTML 65Page - Micronas VPC3233D Datasheet HTML 66Page - Micronas VPC3233D Datasheet HTML 67Page - Micronas VPC3233D Datasheet HTML 68Page - Micronas VPC3233D Datasheet HTML 69Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 78 page
background image
ADVANCE INFORMATION
VPC 323xD, VPC 324xD
Micronas
65
Chroma – Path
RCIN
Input Resistance
SVHS Chroma
CIN
VIN1
1.4
2.0
2.6
k
Ω
VCIN
Full Scale Input Voltage,
Chroma
1.08
1.2
1.32
VPP
VCINDC
Input Bias Level,
SVHS Chroma
–1.5
–V
Binary Code for Open
Chroma Input
128
Component – Path
RVIN
Input Resistance
R1/CR1IN
G1/Y1IN
B1/CB1IN
R2/CR2IN
G2/Y2IN
B2/CB2IN
1M
Ω
Code Clamp–DAC=0
CVIN
Input Capacitance
4.5
pF
VVIN
Full Scale Input Voltage
0.85
1.0
1.1
VPP
min. Gain (XAR=-0)
VVIN
Full Scale Input Voltage
1.2
1.4
1.6
VPP
max. Gain (XAR=-1)
VVINCL
Input Clamping Level RGB, Y
1.06
V
Binary Level = 16 LSB
XAR=-0
VVINCL
Input Clamping Level Cr, Cb
1.5
V
Binary Level = 128 LSB
XAR=-0
Gain Match
2.0
tbd
%
Full Scale at 1 MHz, XAR=-0
QCL
Clamping DAC Resolution
–32
31
steps
6 Bit – I–DAC, bipolar
VVIN=1.5 V
ICL–LSB
Input Clamping Current per step
0.59
0.85
1.11
µA
DNLICL
Clamping DAC Differential Non-
Linearity
±0.5
LSB
Dynamic Characteristics for all Video-Paths (Luma + Chroma) and Component-Paths
BW
Bandwidth
VIN1
VIN2
VIN3
VIN4
R1/CR1IN
G1/Y1IN
B1/CB1IN
R2/CR2IN
G2/Y2IN
B2/CB2IN
810
MHz
–2 dBr input signal level
XTALK
Crosstalk, any Two Video Inputs
–56
−tbd
dB
1 MHz, –2 dBr signal level
THD
Total Harmonic Distortion
−50
−tbd
dB
1 MHz, 5 harmonics,
–2 dBr signal level
SINAD
Signal to Noise and Distortion
Ratio
tbd
45
dB
1 MHz, all outputs,
–2 dBr signal level
INL
Integral Non-Linearity
±1tbd
LSB
Code Density,
DC-ramp
DNL
Differential Non-Linearity
±0.8
LSB
DG
Differential Gain
±3
%
–12 dBr, 4.4 MHz signal on
DC-ramp
DP
Differential Phase
1.5
deg
Symbol
Parameter
Pin Name
Min.
Typ.
Max.
Unit
Test Conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com