Electronic Components Datasheet Search
  English  ▼

X  

PCK12429BD Datasheet(PDF) 4 Page - NXP Semiconductors

Part # PCK12429BD
Description  25-400 MHz differential PECL clock generator
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCK12429BD Datasheet(HTML) 4 Page - NXP Semiconductors

  PCK12429BD Datasheet HTML 1Page - NXP Semiconductors PCK12429BD Datasheet HTML 2Page - NXP Semiconductors PCK12429BD Datasheet HTML 3Page - NXP Semiconductors PCK12429BD Datasheet HTML 4Page - NXP Semiconductors PCK12429BD Datasheet HTML 5Page - NXP Semiconductors PCK12429BD Datasheet HTML 6Page - NXP Semiconductors PCK12429BD Datasheet HTML 7Page - NXP Semiconductors PCK12429BD Datasheet HTML 8Page - NXP Semiconductors PCK12429BD Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
Philips Semiconductors
Product data
PCK12429
25–400 MHz differential PECL clock generator
2002 Jun 03
4
32-Pin LQFP
24
23
22
21
20
19
18
17
N/C
N[1]
N[0]
M[8]
M[7]
M[6]
M[5]
M[4]
1
2
3
4
5
6
7
8
32-LEAD LQFP
SW01012
S_CLOCK
S_DATA
S_LOAD
N/C
N/C
XTAL1
PLL-VCC
PLL-VCC
PIN DESCRIPTION
SYMBOL
FUNCTION
XTAL1, XTAL2
These pins form an oscillator when connected to an external series-resonant crystal.
S_LOAD (Int. pulldown)
This pin loads the configuration latches with the contents of the shift registers. The latches will be
transparent when this signal is HIGH, thus the data must be stable on the HIGH-to-LOW transition
of S_LOAD for proper operation.
S_DATA (Int. pulldown)
This pin acts as the data input to the serial configuration shift registers.
S_CLOCK (Int. pulldown)
This pin serves to clock the serial configuration shift registers. Data from S_DATA is sampled on the
rising edge.
P_LOAD (Int. pullup)
This pin loads the configuration latches with the contents of the parallel inputs. The latches will be
transparent when this signal is LOW, thus the parallel data must be stable on the LOW-to-HIGH
transition of P_LOAD for proper operation.
M[8:0] (Int. pullup)
These pins are used to configure the PLL loop divider. They are sampled on the LOW-to-HIGH
transition of P_LOAD, M[8] is the MSB, M[0] is the LSB.
N[1:0] (Int. pullup)
These pins are used to configure the output divider modulus. They are sampled on the
LOW-to-HIGH transition of P_LOAD.
OE (Int. pullup)
Active HIGH Output Enable. The Enable is synchronous to eliminate possibility of runt pulse
generation on the FOUT output.
FOUT, FOUT
These differential positive-referenced ECL signals (PECL) are the output of the synthesizer.
TEST
The function of this output is determined by the serial configuration bits T[2:0].
VCC1 and VCCO
This is the positive supply for the internal logic and the output buffer of the chip, and is connected to
+3.3 V (VCC = PLL_VCC).
PLL_VCC
This is the positive supply for the PLL, and should be as noise-free as possible for low-jitter
operation. This supply is connected to +3.3 V (VCC = PLL_VCC).
GND
These pins are the negative supply for the chip and are normally all connected to ground.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com