| Electronic Components Datasheet Search |
|
ML610Q429 Datasheet(PDF) 21 Page - LAPIS Semiconductor Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ML610Q429 Datasheet(HTML) 21 Page - LAPIS Semiconductor Co., Ltd. |
|
21 / 34 page ![]() FEDL610Q428-04 ML610Q428/ML610Q429 21/34 OPERATING CONDITIONS OF FLASH ROM (VSS = 0V) Parameter Symbol Condition Range Unit Operating temperature TOP At write/erase 0 to +40 °C Operating voltage VDD At write/erase *1 2.75 to 3.6 V VDDL At write/erase *1 2.5 to 2.75 VPP At write/erase *1 7.7 to 8.3 Write cycles CEP 80 cycles Data retention YDR 10 years *1: In addition the power supply to VDD pin and VPP pin, within the range 2.5V to 2.75V has to be supplied to VDDL pin when programming and eraseing Flash ROM. DC CHARACTERISTICS (1/5) (VDD = 1.1 to 3.6V, VSS = 0V, Ta = −20 to +70°C, unless otherwise specified) (1/5) Parameter Symbol Condition Rating Unit Measuring circuit Min. Typ. Max. 500kHz RC oscillation frequency fRC VDD = 1.3 to 3.6V Ta = 25 °C Typ. −10% 500 Typ. +10% kHz 1 Ta = −20 to +70 °C Typ. −25% 500 Typ. +25% kHz PLL oscillation frequency* 4 fPLL LSCLK = 32.768kHz VDD = 1.8 to 3.6V -2.5% 8.192 +2.5% MHz Low-speed crystal oscillation start time* 2 TXTL 0.3 2 s 500kHz RC oscillation start time TRC 50 500 µs High-speed crystal oscillation start time* 3 TXTH VDD = 1.8 to 3.6V ― 2 20 ms PLL oscillation start time TPLL VDD = 1.8 to 3.6V ― 1 10 Low-speed oscillation stop detect time *1 TSTOP 0.2 3 20 Reset pulse width PRST 200 µs Reset noise elimination pulse width PNRST 0.3 Power-on reset activation power rise time TPOR 10 ms *1: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode. * 2 : Use 32.768kHz crystal resonator DT-26 (Load capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used (C GL=CDL=12pF). * 3 : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera). * 4: 1024 clock average. [Reset pulse width] [Power-on reset activation power rise time] RESET_N Reset pulse width (PRST) PRST VIL1 VIL1 VDD 0.9xVDD 0.1xVDD TPOR Power-on reset activation power rise time (TPOR ) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |