| Electronic Components Datasheet Search |
|
LPS22HBTR Datasheet(PDF) 38 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LPS22HBTR Datasheet(HTML) 38 Page - STMicroelectronics |
|
38 / 49 page ![]() Register description LPS22HB 38/49 DocID027083 Rev 5 When the ODR bits are set to a value different than '000', the device is in Continuous mode and automatically acquires a set of data (pressure and temperature) at the frequency selected through the ODR[2:0] bits. Once the additional low-pass filter has been enabled through the EN_LPFP bit, it is possible to configure the device bandwidth acting on the LPFP_CFG bit. See Table 18 for low-pass filter configurations. The BDU bit is used to inhibit the update of the output registers between the reading of upper, middle and lower register parts. In default mode (BDU = ‘0’), the lower and upper register parts are updated continuously. When the BDU is activated (BDU = ‘1’), the content of the output registers is not updated until PRESS_OUT_H (2Ah) is read, avoiding the reading of values related to different samples. 9.6 CTRL_REG2 (11h) Control register 2 Table 18. Low-pass filter configurations EN_LPFP LPFP_CFG Additional low-pass filter status Device bandwidth 0 x Disabled ODR/2 1 0 Enabled ODR/9 1 1 Enabled ODR/20 7 6 5 43210 BOOT FIFO_EN STOP_ON_FTH IF_ADD_INC I2C_DIS SWRESET 0(1) 1. This bit must be set to ‘0’ for proper operation of the device ONE_SHOT BOOT Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content). The bit is self-cleared when the BOOT is completed. FIFO_EN FIFO enable. Default value: 0 (0: disable; 1: enable) STOP_ON_FTH Stop on FIFO watermark. Enable FIFO watermark level use. Default value: 0 (0: disable; 1: enable) IF_ADD_INC Register address automatically incremented during a multiple byte access with a serial interface (I2C or SPI). Default value: 1 (0: disable; 1 enable) I2C_DIS Disable I2C interface. Default value: 0 (0: I2C enabled;1: I2C disabled) SWRESET Software reset. Default value: 0 (0: normal mode; 1: software reset). The bit is self-cleared when the reset is completed. ONE_SHOT One-shot enable. Default value: 0 (0: idle mode; 1: a new dataset is acquired) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |