Electronic Components Datasheet Search
  English  ▼

X  

STGAP1AS Datasheet(PDF) 12 Page - STMicroelectronics

Part # STGAP1AS
Description  Automotive galvanically isolated advanced single gate driver
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STGAP1AS Datasheet(HTML) 12 Page - STMicroelectronics

Back Button STGAP1AS Datasheet HTML 8Page - STMicroelectronics STGAP1AS Datasheet HTML 9Page - STMicroelectronics STGAP1AS Datasheet HTML 10Page - STMicroelectronics STGAP1AS Datasheet HTML 11Page - STMicroelectronics STGAP1AS Datasheet HTML 12Page - STMicroelectronics STGAP1AS Datasheet HTML 13Page - STMicroelectronics STGAP1AS Datasheet HTML 14Page - STMicroelectronics STGAP1AS Datasheet HTML 15Page - STMicroelectronics STGAP1AS Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 70 page
background image
Electrical data
STGAP1AS
12/70
DocID029344 Rev 2
3.2
Thermal data
3.3
Recommended operating conditions
Table 3. Thermal data
Symbol
Parameter
Value
Unit
Rth(JA) Thermal resistance junction to ambient(1)
65
°C/W
1. The STGAP1AS mounted on the EVALSTGAP1AS rev 2.0 board (two-layer FR4 PCB).
Table 4. Recommended operating conditions
Symbol
Pin
Parameter
Test
condition
Min.
Max.
Unit
VH
17
Positive supply voltage
(VH vs. GNDISO)
-4.50(1)
36
V
VL
14, 23
Negative supply voltage
(VL vs. GNDISO)
-
GNDISO - 10
GNDISO(2)
V
VHL
-
Differential supply voltage
(VH vs. VL)
--
36
V
VDD
7
Low voltage section power supply
voltage vs. GND
-
4.50
5.50
V
VREG
6
Low voltage section internal regulator
voltage vs. GND
(3)
3.3 ± 5%
V
VLOGIC
2, 3, 4, 5,
8, 9, 11
Logic pins voltage vs. GND
-
-
(VDD, 5)min
V
ASC
24
ASC pin voltage
-
GNDISO
(VH, 15)min
V
VDESATth
18
Desaturation protection threshold
DESAT
enabled
-
VH - 1.50
V
fSW
Maximum switching frequency(4)
*-
150
kHz
1. When UVLO is enabled this value is VHon,max.
2. When UVLO is enabled this value is VLon,min.
3. When VDD is connected to the VREG pin (refer to Section 6 on page 22).
4. Actual limit depends on power dissipation constraints.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com