If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

V

7V

PWRGD

(V

V

20V

Junction Temperature

125˚C

Power Dissipation (Note 2)

1.6W

Storage Temperature

−65˚C to +150˚C

ESD Susceptibility (Note 8)

2 kV

Soldering Time, Temperature

10 sec., 300˚C

V

4.5V to 5.5V

V

10V to 18V

Junction Temperature Range

0˚C to 70˚C

Electrical Characteristics

V

Limits appearing in boldface type apply over the entire operating temperature range.

Symbol

Parameter

Conditions

Min

Typ

Max

Units

V

DACOUT

5-bit DAC Output Voltage

(Note 3)

N−1.5%

NN+1.5%

V

I

Quiescent V

Enable = 5V, VID = 00001,

DRV Outputs Floating

1

2

mA

I

Operating V

V

4.3

8

mA

V

REF

Rref Pin Voltage

1.225

V

V

INL

Vid0:4, Clksel, Divsel, and

Enable Pins Logic Threshold

Logic Low (Note 4)

1.8

1.5

V

V

INH

Logic High (Note 5)

3.5

2.8

V

I

INL

Vid0:4 and Enable Pins Internal

Pullup Current

The Corresponding Pin = 0V

60

100

140

µA

Clksel, Divsel Pins Internal

Pullup Current

−10

0

10

Gate Driver Resistance When

Sinking Current

I

12

Ω

V

DRV

DRV0:3 Output Voltage

I

V

− 1.5V

V

−1.0V

V

t

fall

DRV0:3 Fall Time

(Note 6)

7

ns

I

SRC

DRV0:3 Source Current

DRV0:3 = 0V, V

40

60

mA

I

SINK

DRV0:3 Sink Current

DRV0:3 = 5V, V

90

160

250

mA

VB

gOUT

B

Current Limit Not Activated

4

V

Current Limit Activated

0

IB

gOUT

B

B

1.0

2.4

5

mA

I

FB

FB Pin Bias Current

FB = 2V

30

nA

F

OSC

Oscillator Frequency

8.02k

Ω from Rref Pin to

Ground

7.0

8.0

8.7

MHz

∆

D

DRV0:3 Duty Cycle Match

Duty Cycle = 50%

−1

+1

%

∆

ph

DRV0:3 Phase Accuracy

Duty Cycle = 50%,F

MHz

−1

+1

Deg

T

off

PWM Off time

Divide by 4

22

%

Divide by 3

22

V

PWRGD

Power Good Detection

Window,

∆V

OUT

1.3V

≤ V

mV

Hysteresis

50

Power Good Detection

Window,

∆V

OUT

2V

≤ V

Hysteresis

50

www.national.com

2