Electronic Components Datasheet Search
  English  ▼

X  

DLS8100 Datasheet(PDF) 3 Page - List of Unclassifed Manufacturers

Part # DLS8100
Description  VDSL Wireline Simulator
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

DLS8100 Datasheet(HTML) 3 Page - List of Unclassifed Manufacturers

  DLS8100 Datasheet HTML 1Page - List of Unclassifed Manufacturers DLS8100 Datasheet HTML 2Page - List of Unclassifed Manufacturers DLS8100 Datasheet HTML 3Page - List of Unclassifed Manufacturers DLS8100 Datasheet HTML 4Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 3 / 4 page
background image
Accuracy
Attenuation:
100 kHz to 200 kHz
± (1 dB +6% of attenuation in dB) for attenuation up to 60 dB.
200 kHz to 15 MHz:
± (1 dB +4% of attenuation in dB) for attenuation up to 60 dB.
15 MHz to 20 MHz:
± (1 dB + 6% of dB attenuation) for attenuation up to 60 dB.
20 MHz to 30 MHz
± 3 dB for attenuation up to 60 dB.
DC – 4 kHz:
Max attenuation: 30 dB @ 4 kHz.
Delay/Characteristic
Impedance:
± 10%.
Mechanical
Connectors:
Front (simulated line):
CF Connectors (Banana Plug).
Back (noise):
BNC Connectors (2 differential mode, 2 common mode).
Dimensions:
20.2" x 17.8" x 8.2"
(L x W x H).
Net Weight:
60 lbs.
Environmental
Operating Temperature:
10°C to 40°C.
(50°F to 96°F).
Relative Humidity:
10 to 95% RH non-condensing.
Electrical
Power:
90 to 260 V AC, 50 or 60 Hz.
Fuses:
Type “T” 2 A/250 V SLOW BLOW (2 required, 5mm x 20mm).
Noise Injection
Externally generated noise can be injected onto the simulated line at both the ONU side and the NT side independently.
Differential Mode:
Max input level: 0 dBm.
50 Ohm BNC input.
20 dB fixed attenuation.
Common Mode:
Max input level: +10 dBm.
50 Ohm BNC input.
0 dB fixed attenuation.
NB:
Differential mode and common mode are not mutually exclusive.
Simulated line impedance over the whole frequency range is unaffected by either differential or common mode noise injection.
Standards
The DLS 8100 simulates the Bypass, VDSL1, and VDSL 1 with Bridged Tap loops in accordance with ANSI Draft Technical Report on
System Requirements for VDSL (VDSL SR:98-043R6).



Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com