| Electronic Components Datasheet Search |
|
MB91F467DA Datasheet(PDF) 34 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB91F467DA Datasheet(HTML) 34 Page - Cypress Semiconductor |
|
34 / 137 page ![]() Document Number: 002-04613 Rev. *A Page 34 of 137 MB91460D Series 9.3.2 Flash access timing settings in CPU mode The following tables list all settings for a given maximum Core Frequency (through the setting of CLKB or maximum clock modulation) for Flash read and write access. Flash read timing settings (synchronous read) Flash write timing settings (synchronous write) Core clock (CLKB) ATD ALEH EQ WEXH WTC Remark to 24 MHz 0 0 0 - 1 to 48 MHz 0 0 1 - 2 to 96 MHz 1 1 3 - 4 to 100 MHz 1 1 3 - 4 not available on MB91F467Dx Core clock (CLKB) ATD ALEH EQ WEXH WTC Remark to 32 MHz 1 - - 0 4 to 48 MHz 1 - - 0 5 to 64 MHz 1 - - 0 6 to 96 MHz 1 - - 0 7 to 100 MHz 1 - - 0 7 not available on MB91F467Dx |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |