| Electronic Components Datasheet Search |
|
WM8778SEDS/R Datasheet(PDF) 8 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8778SEDS/R Datasheet(HTML) 8 Page - Wolfson Microelectronics plc |
|
8 / 50 page ![]() WM8778 Product Preview w PP Rev 1.7 June 2004 8 MASTER CLOCK TIMING MCLK t MCLKL t MCLKH t MCLKY Figure 1 Master Clock Timing Requirements Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25 oC, fs = 48kHz, ADC/DACMCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information ADC/DACMCLK System clock pulse width high tMCLKH 11 ns ADC/DACMCLK System clock pulse width low tMCLKL 11 ns ADC/DACMCLK System clock cycle time tMCLKY 28 ns ADC/DACMCLK Duty cycle 40:60 60:40 Table 1 Master Clock Timing Requirements DIGITAL AUDIO INTERFACE – MASTER MODE ADCBCLK DOUT ADCLRC DIN DACLRC WM8778 CODEC DVD Controller DACBCLK Figure 2 Audio Interface - Master Mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |