MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order Number: MPC9600/D

Rev. 2, 11/2001

Low Voltage 2.5 V and 3.3 V

CMOS PLL Clock Driver

The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL

based clock driver and fanout buffer. With output frequencies up to 200

MHz and output skews of 150 ps, the device meets the needs of the most

demanding clock tree applications.

Features:

• Multiplication of input frequency by 2, 3, 4 and 6

• Distribution of output frequency to 21 outputs organized in three output

banks: QA0-QA6, QB0-QB6, QC0-QC6, each fully selectable

• Fully integrated PLL

• Selectable output frequency range is 50 to 100 MHz and 100 to 200 MHz

• Selectable input frequency range is 16.67 to 33 MHz and 25 to 50 MHz

• LVCMOS outputs

• Outputs disable to high impedance (except QFB)

• LVCMOS or LVPECL reference clock options

• 48 lead QFP packaging

•±50 ps cycle-to-cycle jitter

• 150 ps maximum output-to-output skew

• 200 ps maximum static phase offset window

The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock

driver. The MPC9600 has the capability to generate clock signals of 50 to

200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is

optimized for this frequency range and does not require external loop filter

components. QFB provides an output for the external feedback path to

the feedback input FB_IN. The QFB divider ratio is configurable and

determines the PLL frequency multiplication factor when QFB is directly

connected to FB_IN. The MPC9600 is optimized for minimizing the

propagation delay between the clock input and FB_IN.

Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining

the feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4 and 6.

The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use

LVPECL fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels.

The outputs provide low impedance LVCMOS outputs capable of driving parallel terminated 50

Ω transmission to VTT=VCC/2.

For series terminated lines the MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With

guaranteed maximum output-to-output skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements

of the most demanding systems.

The VCCA analog power pin doubles as a PLL bypass select line for test purpose. When the VCCA is driven to GND the

reference clock will bypass the PLL.

The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.

MPC9600

3.3 V OR 2.5 V

LOW VOLTAGE CMOS

PLL CLOCK DRIVER

FA SUFFIX

48–LEAD LQFP PACKAGE

CASE 932–03

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com