Electronic Components Datasheet Search
  English  ▼

X  

MDATA3 Datasheet(PDF) 2 Page - fujitsu semiconductor

Part # MDATA3
Description  FM3 MB9B100 Series
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [fujitsu semiconductor]
Direct Link  
Logo FUJITSU - fujitsu semiconductor

MDATA3 Datasheet(HTML) 2 Page - fujitsu semiconductor

  MDATA3 Datasheet HTML 1Page - fujitsu semiconductor MDATA3 Datasheet HTML 2Page - fujitsu semiconductor MDATA3 Datasheet HTML 3Page - fujitsu semiconductor MDATA3 Datasheet HTML 4Page - fujitsu semiconductor MDATA3 Datasheet HTML 5Page - fujitsu semiconductor MDATA3 Datasheet HTML 6Page - fujitsu semiconductor MDATA3 Datasheet HTML 7Page - fujitsu semiconductor MDATA3 Datasheet HTML 8Page - fujitsu semiconductor MDATA3 Datasheet HTML 9Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 18 page
background image
MB9B100 Series
FEATURES
32-bit ARM Cortex-M3 Core
・
Processor version: r2p0
・
Up to 80MHz Frequency Operation
・
Memory Protection Unit (MPU): improve the reliability of an embedded system
・
Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48
peripheral interrupts and 16 priority levels
・
24-bit System timer (Sys Tick): System timer for OS task management
On-chip Memories
[Flash memory]
・
Up to 512 Kbyte
・
Read cycle: 0wait-cycle@up to 60MHz, 2wait-cycle* above
*: Instruction pre-fetch buffer is included. So when CPU access continuously, it becomes 0wait-cycle
・
Security function for code protection
[SRAM]
MB9B100 Series contain a total of up to 64Kbyte on-chip SRAM memories. This is composed of two
independent SRAM for CPU and DMA Controller can process simultaneously.
・
Up to 32 Kbyte SRAM for high-performance CPU
・
Up to 32 Kbyte SRAM for CPU/DMA Controller
External Bus Interface
・
Supports SRAM, NOR& NAND Flash device
・
Up to 8 chip selects
・
8/16-bit Data width
・
Up to 25-bit Address bit
Multi-function Serial Interface (Max. 8channels)
・
4 channels with 16-byte FIFO (ch.4-ch.7), 4 channels without FIFO (ch.0-ch.3)
・
Operation mode is selectable from the followings for each channel.
・
UART
・
CSIO
・
LIN
・
I2C
[UART]
・
Full-duplex double buffer
・
Selection with or without parity supported
・
Built-in dedicated baud rate generator
・
External clock available as a serial clock
・
Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)
・
Various error detect functions available (parity errors, framing errors, and overrun errors)
[CSIO]
・
Full-duplex double buffer
・
Built-in dedicated baud rate generator
・
Overrun error detect function available
2
FUJITSU SEMICONDUCTOR CONFIDENTIAL
r2.1
DS706-00007-1v0-E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com