82C54 datasheet(13/18 Pages) INTEL

13 / 18 page

82C54

After writing the Control Word and initial count the

counter will not be loaded until the CLK pulse after a

trigger This CLK pulse does not decrement the

count so for an initial count of N OUT does not

strobe low until Na1 CLK pulses after a trigger

A trigger results in the Counter being loaded with the

initial count on the next CLK pulse The counting

sequence is retriggerable OUT will not strobe low

for N a 1 CLK pulses after any trigger GATE has

no effect on OUT

If a new count is written during counting the current

counting sequence will not be affected If a trigger

occurs after the new count is written but before the

current count expires the Counter will be loaded

with the new count on the next CLK pulse and

counting will continue from there

231244 – 13

Figure 20 Mode 5

Signal

Low

Status

Or Going

Rising

High

Modes

Low

Disables

Enables

counting

1) Initiates

counting

2) Resets output

after next

clock

1) Disables

counting

Initiates

Enables

2) Sets output

counting

immediately

high

1) Disables

counting

Initiates

Enables

2) Sets output

counting

immediately

high

Disables

Enables

counting

Initiates

counting

Figure 21 Gate Pin Operations Summary

MODE

MIN

MAX

COUNT COUNT

NOTE

0 is equivalent to 216 for binary counting and 104 for

BCD counting

Figure 22 Minimum and Maximum initial Counts

82C54 Datasheet(PDF) 13 Page - Intel Corporation

82C54 Datasheet(HTML) 13 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL