| Electronic Components Datasheet Search |
|
CS7808 Datasheet(PDF) 42 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS7808 Datasheet(HTML) 42 Page - Cirrus Logic |
|
42 / 52 page ![]() CS7808 42 6.4 ROM/NVRAM Interface This is the interface to the non-volatile memory that contains the firmware. See Table 19. It could be either ROM, NVRAM – FLASH, or EEPROM, or any combination of these types of memory. This interface can also connect to SRAM that would emulate a ROM on a development system. The bus width is 8 or 16 bits. Except for the NVM_WE_N and NVM_OE_N pins, all these pins are shared with the DRAM interface, which operates simultaneously with the ROM/NVRAM interface. Pin Signal Name Type Description 60, 56, 54, 49, 46, 44, 40, 33, 37, 42, 45, 48, 51, 55, 59. 62 M_D[15..0] B Memory Data Bus. Use M_D[7:0] for 8-bit interface 2, 3, 5, 6, 7, 9, 10, 11, 13, 14, 15, 16 M_A[11..0] O Memory Address Bus[11..0] 74, 71, 68, 64, 67, 70, 72, 75, 78, 80, 86, 88 M_D[27..16] O Memory Address Bus[23..12] For 16-bit data mode, M_D[26:16] is upper word address. For 8-bit data mode, M_D[27:16] is upper byte address. 83 M_D[30] O Address decode low. Copy of address MSB. 87 M_D[31] O Address decode high. Compliment of address MSB. 60 NVM_WE_N O NVRAM Write Enable. 62 NVM_OE_N O ROM/NVRAM Output Enable. Table 19. ROM/NVRAM Interface |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |