Electronic Components Datasheet Search
  English  ▼

X  

L9950 Datasheet(PDF) 17 Page - STMicroelectronics

Part # L9950
Description  DOOR ACTUATOR DRIVER
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9950 Datasheet(HTML) 17 Page - STMicroelectronics

Back Button L9950 Datasheet HTML 13Page - STMicroelectronics L9950 Datasheet HTML 14Page - STMicroelectronics L9950 Datasheet HTML 15Page - STMicroelectronics L9950 Datasheet HTML 16Page - STMicroelectronics L9950 Datasheet HTML 17Page - STMicroelectronics L9950 Datasheet HTML 18Page - STMicroelectronics L9950 Datasheet HTML 19Page - STMicroelectronics L9950 Datasheet HTML 20Page - STMicroelectronics L9950 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 23 page
background image
17/23
L9950
Table 10. SPI - ELECTRICAL CHARACTERISTICS (continued)
3. Value of input capacity is not measured in production test. Parameter guaranteed by design
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
DO
VDOL
output low level
VCC = 5 V, ID = -2mA
0.2
0.4
V
VDOH
output high level
VCC = 5 V, ID = 2 mA
VCC
-0.4
VCC
-0.2
V
IDOLK
tristate leakage current
VCSN = VCC, 0V < VDO < VCC
-10
10
µA
CDO
3
tristate input capacitance
VCSN = VCC,
0V < VCC < 5.3V
10
15
pF
DO timing (see FIGURE 6 and FIGURE 7)
tr DO
DO rise time
CL = 100 pF, Iload = -1mA
80
140
ns
tf DO
DO fall time
CL = 100 pF, Iload = 1mA
50
100
ns
ten DO tri L
DO enable time
from tristate to low level
CL = 100 pF, Iload = 1mA
pull-up load to VCC
100
250
ns
tdis DO L tri
DO disable time
from low level to tristate
CL = 100 pF, Iload = 4 mA
pull-up load to VCC
380
450
ns
ten DO tri H
DO enable time
from tristate to high level
CL =100 pF, Iload = -1mA
pull-down load to GND
100
250
ns
tdis DO H tri
DO disable time
from high level to tristate
CL = 100 pF, Iload = -4mA
pull-down load to GND
380
450
ns
td DO
DO delay time
VDO < 0.3 VCC, VDO > 0.7 VCC,
CL = 100pF
50
250
ns
CSN timing (see FIGURE 8)
tCSN_HI,stb
Minimum CSN HI time, switching
from standby mode
Transfer of SPI-command to
Input Register
20
50
µs
tCSN_HI,min
Maximum CSN HI time, active
mode
Transfer of SPI-command to
Input Register
24
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com