Electronic Components Datasheet Search
  English  ▼

X  

LSM330 Datasheet(PDF) 24 Page - STMicroelectronics

Part # LSM330
Description  Power-down and sleep modes
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM330 Datasheet(HTML) 24 Page - STMicroelectronics

Back Button LSM330 Datasheet HTML 20Page - STMicroelectronics LSM330 Datasheet HTML 21Page - STMicroelectronics LSM330 Datasheet HTML 22Page - STMicroelectronics LSM330 Datasheet HTML 23Page - STMicroelectronics LSM330 Datasheet HTML 24Page - STMicroelectronics LSM330 Datasheet HTML 25Page - STMicroelectronics LSM330 Datasheet HTML 26Page - STMicroelectronics LSM330 Datasheet HTML 27Page - STMicroelectronics LSM330 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 75 page
background image
Functionality
LSM330
24/75
DocID023426 Rev 3
4.3
Angular rate sensor digital main blocks
Figure 6. Angular rate sensor digital block diagram
4.3.1
FIFO
The LSM330 embeds 32 slots of 16 bit data FIFO buffer for each of the three output
channels, yaw, pitch and roll. This allows consistent power saving for the system, since the
host processor does not need to continuously poll data from the sensor, but it can wake up
only when needed and burst the significant data out from the FIFO.
In order to use FIFO it is necessary to enable the FIFO_EN bit in the CTRL_REG5_G (24h)
register. The FIFO buffer can work accordingly to five different modes: Bypass mode, FIFO
mode, Stream mode, Bypass-to-Stream mode and Stream-to-FIFO mode. Each mode is
selected by the FM[2:0] bits in the FIFO_CTRL_REG_G (2Eh) register.
Programmable watermark level, FIFO empty or FIFO full events can be enabled to generate
dedicated interrupts on the DRDY_G/INT2_G pin (configuration through CTRL_REG3_G
(22h)) and event detection information is available from FIFO_SRC_REG_G (2Fh). The
watermark level can be configured by the WTM[4:0] bits in FIFO_CTRL_REG_G (2Eh).
ADC
LPF1
HPF
0
1
HPen
LPF2
10
11
01
00
Out_Sel
DataReg
00
11
10
01
Interrupt
generator
INT_Sel
I2C
SPI
INT1
SCR REG
CONF REG
FIFO
32x16x3
AM07230v1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com