| Electronic Components Datasheet Search |
|
STGAP1STR Datasheet(PDF) 38 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1STR Datasheet(HTML) 38 Page - STMicroelectronics |
|
38 / 67 page ![]() Functional description STGAP1S 38/67 DocID027190 Rev 3 To ensure the check result, some applicative conditions have to be verified: – The bleeding resistor, sometimes present between the gate and source in the power switch, shall be lower than 8.2 k . – During the test, the power switch gate shall have the time to be charged up to VCLAMPth by IGOFFchk. In case no bleeding resistor is present, this time can be roughly computed as: tGATE_GOFFchk ≈ CGATE * (VCLAMPth - VL) / IGOFFchk If a bleeding resistor is present or an additional push-pull circuit has been added, the time has to be computed with the adequate corrective factors. If the check fails due to the lack of the GOFF resistor, the power switch gate will gradually rise up to VH with no protections of SENSE nor DESAT. The user test routine shall consider this behavior. Figure 17. Gate paths check circuitry Floating Section Control Logic Floating ground VH GON GOFF VL CLAMP GNDISO VCLAMPth + Level Shifter SD SDO CK CS SDI SPI Control Logic I S O L A T I O N IGOFFchk VH testcontrol |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |