L6718TR datasheet(34/71 Pages) STMICROELECTRONICS

34 / 71 page

Device configuration

L6718

34/71

DocID023399 Rev 3

6.6.2

CONFIG0 in DDR mode (STCOMP=GND)

If the STCOM/DDR pin is short to GND, the device is set in DDR mode.

During startup, the CONFIG0/PSI0 pin works as CONFIG0 pinstrapping, and it is possible to

select the following (seeTable 9):

Output voltage: VOUT can be selected to support DDR3 (1.5 V/1.35 V) and DDR4

(1.2 V). The only debug mode is for DDR3.

SVID address: the serial VID address can be selected between 02h and 04h for

DDR3, while in DDR4 also the SVID address 06h or 08h can be selected. The

status of the SVID address can be used with the Address_Domain (settable by

CONFIG1 pinstrapping) to select also the SMBus address for the multi-phase rail

and the single-phase rail. See Table 14 for details.

In DDR mode the debug configuration is not settable and SVID is set only in

operating mode (CLK to 25 MHz).

SMBus: set SMBus OFF to disable SMBus function. As a consequence pins

CONFIG2/SDA and CONFIG3/SCL are used as pinstrapping CONFIG2 and

CONFIG3 (see Section 6.6.5 and Section 6.6.6). If SMBus is set ON, pins

CONFIG2/SDA and CONFIG3/SCL are set as serial data (SDA) and serial clock

(SCL) used for the SMBus communication (See Section 7.1).

SWAP mode: set SWAP ON to enter SWAP mode. As a consequence all 3

embedded drivers run for the multi-phase rail (see Section 6.3).

Debug

01h

1.1 V

35 A

0 V

1.1 V

01h

1.1 V

150

Operating

01h

0 V

35 A

0 V

01h

0 V

Suggested values, divider need to be connected between VCC5 pin and GND.

The operating mode (SVID bus 25 MHz) is only with Vboot =0 V.

The 0 V multi-phase rail Vboot is the only operating mode.

If Jmode is OFF and MRO disabled, it is possible to select the single-phase rail maximum current and boot voltage.

To select MRO see Section 6.3.1.

Table 8. CONFIG0/PSI0 pinstrapping in CPU MODE (continued)

Pinstrapping (1)

divider (KOhm)

SWAP

mode

SMBus

SVID (2)

status

Jmode ON (3)

Jmode OFF &

MRO disable (4)

MRO enable (5)

R up

R down

SVID

ADD

Multi

Vboot

SIMA

Multi

Vboot

Single

Vboot

SIMAX

/ ADD

Multi

Vboot

L6718TR Datasheet(PDF) 34 Page - STMicroelectronics

L6718TR Datasheet(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL