Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7DALIF2 Datasheet(PDF) 151 Page - STMicroelectronics

Part # ST7DALIF2
Description  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 Datasheet(HTML) 151 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 147Page - STMicroelectronics ST7DALIF2 Datasheet HTML 148Page - STMicroelectronics ST7DALIF2 Datasheet HTML 149Page - STMicroelectronics ST7DALIF2 Datasheet HTML 150Page - STMicroelectronics ST7DALIF2 Datasheet HTML 151Page - STMicroelectronics ST7DALIF2 Datasheet HTML 152Page - STMicroelectronics ST7DALIF2 Datasheet HTML 153Page - STMicroelectronics ST7DALIF2 Datasheet HTML 154Page - STMicroelectronics ST7DALIF2 Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 171 page
background image
ST7DALIF2
Electrical characteristics
151/171
RESET pin protection when LVD is disabled
When the LVD is disabled, it is recommended to protect the RESET pin as shown in
Figure 88 and follow these guidelines:
1.
The reset network protects the device against parasitic resets.
2.
The output of the external reset circuit must have an open-drain output to drive the ST7
reset pad. Otherwise the device can be damaged when the ST7 generates an internal
reset (LVD or watchdog).
3.
Whatever the reset source is (internal or external), the user must ensure that the level
on the RESET pin can go below the VIL max. level specified in Section 20.8. Otherwise
the reset will not be taken into account internally.
4.
Because the reset circuit is designed to allow the internal RESET to be output in the
RESET pin, the user must ensure that the current sunk on the RESET pin (by an
external pull-up for example) is less than the absolute maximum value specified for
IINJ(RESET) in Section 20.2 on page 128.
Figure 88.
RESET pin protection when LVD is disabled.
20.10
Communication interface characteristics
20.10.1
SPI - serial peripheral interface
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (SS, SCK, MOSI, MISO).
0.01
μF
EXTERNAL
RESET
CIRCUIT
USER
Required
ST72XXX
PULSE
GENERATOR
Filter
RON
VDD
INTERNAL
RESET
WATCHDOG
ILLEGAL OPCODE
Table 88.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK =
1/tc(SCK)
SPI clock frequency
Master
fCPU=8 MHz fCPU/128 =0.0625
fCPU/4 =2
MHz
Slave
fCPU=8 MHz
0
fCPU/2 =4
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
see I/O port pin description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com