| Electronic Components Datasheet Search |
|
ST72561K6-Auto Datasheet(PDF) 77 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72561K6-Auto Datasheet(HTML) 77 Page - STMicroelectronics |
|
77 / 324 page ![]() ST72561-Auto I/O ports Doc ID 12370 Rev 8 77/324 Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings. 8.3 I/O port implementation The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain. Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 33. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation. Figure 33. Interrupt I/O port state transitions 8.4 I/O port register configurations The I/O port register configurations are summarized as follows. 8.4.1 Standard ports 01 floating/pull-up interrupt INPUT 00 floating (reset state) INPUT 10 open-drain OUTPUT 11 push-pull OUTPUT XX = DDR, OR Table 28. Configuration of PB7:6, PC0, PC3, PC7:5, PD3:2, PD5, PE7:0, PF7:0 Mode DDR OR Floating input 0 0 Pull-up input 1 Open drain output 1 0 Push-pull output 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |