Electronic Components Datasheet Search
  English  ▼

X  

TP3054J Datasheet(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # TP3054J
Description  Enhanced Serial Interface CODEC/Filter COMBO Family
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3054J Datasheet(HTML) 2 Page - National Semiconductor (TI)

  TP3054J Datasheet HTML 1Page - National Semiconductor (TI) TP3054J Datasheet HTML 2Page - National Semiconductor (TI) TP3054J Datasheet HTML 3Page - National Semiconductor (TI) TP3054J Datasheet HTML 4Page - National Semiconductor (TI) TP3054J Datasheet HTML 5Page - National Semiconductor (TI) TP3054J Datasheet HTML 6Page - National Semiconductor (TI) TP3054J Datasheet HTML 7Page - National Semiconductor (TI) TP3054J Datasheet HTML 8Page - National Semiconductor (TI) TP3054J Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Block Diagram
FIGURE 1
TLH5510 – 2
Pin Description
Symbol
Function
VBB
Negative power supply pin
VBB eb5V g5%
GNDA
Analog ground All signals are referenced
to this pin
VFRO
Analog output of the receive power ampli-
fier
VCC
Positive power supply pin
VCC ea5V g5%
FSR
Receive frame sync pulse which enables
BCLKR to shift PCM data into DR FSR is
an 8 kHz pulse train See
Figures 2 and 3
for timing details
DR
Receive data input PCM data is shifted
into DR following the FSR leading edge
BCLKR CLKSEL The bit clock which shifts data into DR af-
ter the FSR leading edge May vary from
64 kHz to 2048 MHz Alternatively may
be a logic input which selects either
1536 MHz1544 MHz or 2048 MHz for
master clock in synchronous mode and
BCLKX is used for both transmit and re-
ceive directions (see Table I)
MCLKR PDN
Receive
master
clock
Must
be
1536 MHz 1544 MHz or 2048 MHz
May be asynchronous with MCLKX but
Symbol
Function
should be synchronous with MCLKX for best per-
formance When MCLKR is connected continu-
ously low MCLKX is selected for all internal tim-
ing When MCLKR is connected continuously
high the device is powered down
MCLKX
Transmit master clock Must be 1536 MHz
1544 MHz or 2048 MHz May be asynchronous
with MCLKR Best performance is realized from
synchronous operation
FSX
Transmit frame sync pulse input which enables
BCLKX to shift out the PCM data on DX FSX is
an 8 kHz pulse train see
Figures 2 and 3 for
timing details
BCLKX
The bit clock which shifts out the PCM data on
DX May vary from 64 kHz to 2048 MHz but
must be synchronous with MCLKX
DX
The TRI-STATE
PCM data output which is en-
abled by FSX
TSX
Open drain output which pulses low during the
encoder time slot
GSX
Analog output of the transmit input amplifier
Used to externally set gain
VFXIb
Inverting input of the transmit input amplifier
VFXIa
Non-inverting input of the transmit input amplifi-
er
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com