| Electronic Components Datasheet Search |
|
STA339BWS Datasheet(PDF) 74 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA339BWS Datasheet(HTML) 74 Page - STMicroelectronics |
|
74 / 79 page ![]() Applications STA339BWS 74/79 DocID015276 Rev 8 8.2 PLL filter circuit It is recommended to use the applications circuit and values for the PLL loop filter to achieve the best performance from the device in general applications. Note that the ground of this filter circuit has to be connected to the ground of the PLL without any resistive path. Concerning the component values, it must be taken into account that the greater the filter bandwidth, the less is the lock time but the higher is the PLL output jitter. 8.3 Typical output configuration Figure 24 shows the typical output configuration used for BTL stereo mode. Please contact STMicroelectronics for other recommended output configurations. Figure 24. Output configuration for stereo BTL mode (RL = 8 OUT1A 100 nF 100 nF 100 nF 100 nF 6R2 6R2 330 pF 22R OUT1B 22 μH 22 μH Left 470 nF OUT2A 100 nF 100 nF 100 nF 100 nF 6R2 6R2 330 pF 22R OUT2B 22 μH 22 μH Right 470 nF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |