Electronic Components Datasheet Search
  English  ▼

X  

X76F100 Datasheet(PDF) 9 Page - Xicor Inc.

Part # X76F100
Description  1K 128 x 8 Bit
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X76F100 Datasheet(HTML) 9 Page - Xicor Inc.

Back Button X76F100 Datasheet HTML 5Page - Xicor Inc. X76F100 Datasheet HTML 6Page - Xicor Inc. X76F100 Datasheet HTML 7Page - Xicor Inc. X76F100 Datasheet HTML 8Page - Xicor Inc. X76F100 Datasheet HTML 9Page - Xicor Inc. X76F100 Datasheet HTML 10Page - Xicor Inc. X76F100 Datasheet HTML 11Page - Xicor Inc. X76F100 Datasheet HTML 12Page - Xicor Inc. X76F100 Datasheet HTML 13Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
X76F100
Characteristics subject to change without notice.
9 of 16
REV 1.0 6/22/00
www.xicor.com
AC CHARACTERISTICS (TA = -40°C to +85°C, VCC = +3.0V to +5.5V, unless otherwise specified.)
Notes: (1) These Specs are not defined in the ISO 7816-3 Standard, since CS is not defined.
(2) Cb = total capacitance of one bus line in pF
(3) tAA = 1.1µs Max below VCC = 3.0V.
RESET AC SPECIFICATIONS
Power Up Timing
Notes: (1) Delays are measured from the timeVCC is stable until the specified operation can be initiated.These parameters are periodically sampled
and not 100% tested.
(2) Typical values are for TA = 25°C and VCC = 5.0V
Symbol
Parameter
Min.
Max.
Unit
fSCL
SCL Clock Frequency
0
1
MHz
tAA
(3)
SCL LOW to SDA Data Out Valid
0.1
0.9
µs
tBUF
Time the Bus Must Be Free Before a New Transmission Can Start
1.2
µs
tHD:STA
Start Condition Hold Time
0.6
µs
tLOW
Clock LOW Period
1.2
µs
tHIGH
Clock HIGH Period
0.6
µs
tSU:STA
Start Condition Setup Time (for a Repeated Start Condition)
0.6
µs
tHD:DAT
Data In Hold Time
10
ns
tSU:DAT
Data In Setup Time
100
ns
tR
SDA and SCL Rise Time
20+0.1XCb
(2)
300
ns
tF
SDA and SCL Fall Time
20+0.1XCb
(2)
300
ns
tSU:STO
Stop Condition Setup Time
0.6
µs
tDH
Data Out Hold Time
0
µs
tNOL
RST to SCL Non-Overlap
500
ns
tRDV
RST LOW to SDA Valid During Response to Reset
0
450
ns
tCDV
CLK LOW to SDA Valid During Response to Reset
0
450
ns
tDHZ
(1)
Device Deselect to SDA high impedance
0
450
ns
tSR
(1)
Device Select to RST active
0
ns
tRST
RST High Time
1.5
µs
tSU:RST
RST Setup Time
500
ns
tSU:CS
CS Setup Time
200
ns
tSU:CS
CS Hold Time
100
ns
Symbol
Parameter
Min.
Typ.(2)
Max.
Unit
tPUR
(1)
Time from Power Up to Read
1
ms
tPUW
(1)
Time from Power Up to Write
5
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com