Electronic Components Datasheet Search
  English  ▼

X  

MPC823 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

Part # MPC823
Description  This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC823.
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC823 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button MPC823 Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 70 page
background image
MPC823 ELECTRICAL SPECIFICATIONS
B40
A(6:31), TSIZ(0:1), RD/WR, BURST, Valid to CLKOUT Rising
Edge
9Ñ7Ñ7Ñ
ns
B41
TS Valid to CLKOUT Rising Edge (Setup Time)
9Ñ7Ñ7Ñ
ns
B42
CLKOUT Rising Edge to TS Valid (Hold Time)
2Ñ2Ñ2Ñ
ns
B43
AS Negation to Memory Controller Signals Negation
Ñ
13
Ñ
13
Ñ
13
ns
NOTES:
1.
The timing for BR output is relevant when the MPC823 is selected to work with the external bus arbiter.
The timing for BG output is relevant when the MPC823 is selected to work with the internal bus arbiter.
2.
The setup times required for TA, TEA and BI are relevant only when they are supplied by an external device
(and not when the memory controller or the PCMCIA interface drive them).
3.
The timing required for BR input is relevant when the MPC823 is selected to work with the internal bus arbiter.
The timing for BG input is relevant when the MPC823 is selected to work with the external bus arbiter.
4.
The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA
input signal is asserted.
5.
The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is
valid only under control of the UPM in the memory controller.
6.
The timing B30 refers to CS when ACS = Ô00Õ and to WE(0:3) when CSNT = Ô0Õ.
7.
The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings
speciÞed in B37 and B38 are speciÞed to enable the freeze of the UPM output signals.
8.
The AS signal is considered asynchronous to the CLKOUT signal.
Figure 1. External Clock Timing Diagram
Table 1. Bus Operation Timing (Continued)
NUM
CHARACTERISTIC
25MHz
40MHz
50MHz
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
CLKOUT
B1
B1
B4
B5
B3
B2
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com