| Electronic Components Datasheet Search |
|
HT82K95AE Datasheet(PDF) 17 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT82K95AE Datasheet(HTML) 17 Page - Holtek Semiconductor Inc |
|
17 / 43 page ![]() HT82K95EE/HT82K95AE Rev. 1.50 17 April 13, 2012 Low Voltage Reset - LVR The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within a range of 0.9V~VLVR such as might occur when changing the bat- tery, the LVR will automatically reset the device inter- nally. The LVR includes the following specifications: · For a valid LVR signal, a low voltage i.e. a voltage in the range between 0.9V~VLVR must exist for greater than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function. · The LVR uses the ²OR² function with the external RES signal to perform chip reset. The relationship between VDD and VLVR is shown below. Note: VOPR is the voltage range for proper chip operation at 4MHz system clock. Data EEPROM Functional Description · Serial clock (SCL) The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device. · Serial data (SDA) The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices. Memory Organization · 1K Serial EEPROM Internally organized with 128 8-bit words, the 1K re- quires an 8-bit data word address for random word ad- dressing. Device Operations · Clock and data transition Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition. · Start condition A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram). · Stop condition A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (re- fer to Start and Stop Definition Timing Diagram). 5 . 5 V 3 . 3 V 3 . 0 V 0 . 9 V V D D V O P R V L V R 5 . 5 V V D D 5 . 5 V V L V R 0 . 9 V 0 V R e s e t S i g n a l R e s e t * 1 * 2 N o r m a l O p e r a t i o n R e s e t L V R D e t e c t V o l t a g e Low Voltage Reset Note: *1. To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation. *2. Since low voltage has to be maintained for over 1ms in its original state, therefore there ¢s a 1ms delay before entering the reset mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |