Electronic Components Datasheet Search
  English  ▼

X  

AM24LC21 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # AM24LC21
Description  Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

AM24LC21 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button AM24LC21 Datasheet HTML 3Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 4Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 5Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 6Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 7Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 8Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 9Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 10Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
AM24LC21
Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
(Preliminary)
Anachip Corp.
www.anachip.com.tw
Rev 0.0 Aug 10, 2002
7/13
SCL
SDA
(A)
(C)
(D)
(D)
(B)
(A)
START
Condition
Address or
acknowledge
valid
Data allowed to change
STOP
condition
Figure 3-3. Data transfer sequence on the serial bus
3.1.4 Data Valid (D)
The state of the data line represents valid data
when, after a START condition, the data line is
stable for the duration of the HIGH period of the
clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is
one clock pulse per bit of data. Each data transfer
is initiated with a START condition and terminated
with a STOP condition. The number of the data
bytes transferred between the START and STOP
conditions is determined by the master device and
is theoretically unlimited, although only the last
eight will be stored when doing a write operation.
When an overwrite does occur it will replace data in
a first in first out fashion.
3.1.5 Acknowledge
Each receiving device, when addressed, is obliged
to generate an acknowledge after the reception of
each byte. The master device must generate an
extra clock pulse which is associated with this
acknowledge bit.
Note:
The
AM24LC21
does
not
generate
any
acknowledge bits if an internal programming cycle
is in progress.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in
such a way that the SDA line is stable LOW during
the HIGH period of the acknowledge related clock
pulse. Of course, setup and hold times must be
taken into account. A master must signal an end of
data to the slave by not generating an acknowledge
bit on the last byte that has been clocked out of the
slave. In this case, the slave must leave the data
line HIGH to enable the master to generate the
STOP condition.
SCL
SDA
START
STOP
T
SU:STO
V
HYS
T
HD:STA
T
SU:STA
Figure 3-4. Bus timing start/stop



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com