Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ICS93V850 Datasheet(PDF) 5 Page - Integrated Circuit Systems

Part # ICS93V850
Description  DDR Phase Lock Loop Clock Driver
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS93V850 Datasheet(HTML) 5 Page - Integrated Circuit Systems

  ICS93V850 Datasheet HTML 1Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 2Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 3Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 4Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 5Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 6Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 7Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 8Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
5
ICS93V850
Preliminary Product Preview
0423H—07/03/03
Notes:
1.
Refers to transition on noninverting output.
2.
While the pulse skew is almost constant over frequency, the duty cycle error
increases at higher frequencies. This is due to the formula: duty cycle=twH/tc, were
the cycle (tc) decreases as the frequency goes up.
Timing Requirements
TA = 0 - 85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
Operating clock frequency
freqop
66
170
MHz
Input clock duty cycle
dtin
40
60
%
CLK stabilization
TSTAB
from VDD = 3.3V to 1%
target freq.
100
µs
Switching Characteristics
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
66MHz
120
ps
100/125/133/167MHz
75
ps
66MHz
110
ps
100/125/133/167MHz
65
ps
Phase error
t(phase error)
-150
150
ps
Output to Output Skew
Tskew
100
ps
Pulse skew
Tskewp
100
ps
Half Period Jitter
Tjitter Hp
66/100/133/166MHz
-75
75
ps
Typ: Propagation Delay
Time
Bypass Mode CLK to
any output
4ns
Slew Rate
tSLEW
Load = 120
Ω/14pF
1
1.8
2
V/ns
Jitter; Absoulte Jitter
Tjabs
Cycle to Cycle Jitter
1
Tcyc-Tcyc
Recommended Operating Condition
TA = 0 - 85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
VDD, AVDD
2.3
2.5
2.7
V
VDDI2C
2.3
3.6
V
VIL
-0.3
VDD-0.4
V
VIH
0.4
VDD+0.3
V
DC - CLK_INT, FB_INT
0.36
VDDQ +0.6
V
AC - CLK_INT, FB_INT
0.5
VDDQ +0.6
V
Input differential-pair
crossing voltage
VIC
0.45x(VIH-VIL)
0.55x(VIH-VIL)V
Output differential-pair
crossing voltage
VOC
V
1 Differential inputs signal voltages specifies the differential voltage [VTR - VCP] required for switching,
where VT is the true input level and VCP is the complementary input level.
Input differential-pair
voltage swing
1
VID
Analog/core supply
voltage
Input voltage level



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com