TLV07 datasheet(12/21 Pages) TI1

12 / 21 page

100

1000

10000

0.1

100

1000

Capacitive Load (nF)

45°Phase Margin

60°Phase Margin

C002

TLV07

SBOS832 – JULY 2017

www.ti.com

Product Folder Links: TLV07

Submit Documentation Feedback

Typical Application (continued)

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially

the accurate modeling of R O. In addition to simulating the ROC, a robust stability analysis includes a

measurement of overshoot percentage and ac gain peaking of the circuit using a function generator,

oscilloscope, and gain and phase analyzer. These measurements then calculate phase margin. Table 2 shows

the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more

details on this design and other alternative devices that can be used in place of the TLV07, see Capacitive Load

Drive Solution Using an Isolation Resistor

Table 2. Phase Margin versus Overshoot and AC Gain

Peaking

PHASE

MARGIN

OVERSHOOT

AC GAIN PEAKING

45°

23.3%

2.35 dB

60°

8.8%

0.28 dB

8.2.3 Application Curve

The values of RISO that yield phase margins of 45° and 60° for various capacitive loads are determined using the

described methodology Figure 3 shows the results.

Figure 3. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

TLV07 Datasheet(PDF) 12 Page - Texas Instruments