DLP2000 datasheet(26/40 Pages) TI1

26 / 40 page

Mirror Park Sequence

VSS

DMD_PWR_EN

Power Off

VBIAS, VOFFSET, and VRESET are disabled by DLP Display Controller software

VRESET

VSS

VRESET

VOFFSET

VSS

VOFFSET

Note 5

ûV < Specification

VOFFSET < Specification

VBIAS

VSS

VBIAS

VBIAS < Specification

VSS

VCC

VSS

VCC

VSS

LVCMOS

Inputs

VSS

Note 6

Note 2

VSS

Note 3

Note 4

VCC

VSS

Note 1

VRESET > Specification

VRESET < Specification

ûV < Specification

Note 5

VCC

Refer to specifications listed in section Recommended Operating Conditions.

Waveforms are not to scale. Details are omitted for clarity.

DLP2000

DLPS078 – JULY 2017

www.ti.com

Product Folder Links: DLP2000

Submit Documentation Feedback

Power Supply Power-Down Procedure (continued)

Figure 13. DMD Power Supply Sequencing Requirements

Note 1: Refer to specifications listed in the Recommended Operating Conditions. Waveforms are not to scale.

Details are omitted for clarity.

Note 2: DMD_PWR_EN is not a package pin on the DMD. It is a signal from the DLP Display Controller

(DLPC2607) that enables the VRESET, VBIAS, and VOFFSET regulators on the system board.

Note 3: After the DMD micromirror park sequence is complete, the DLP display controller (DLPC2607) software

initiates a hardware power-down that disables VBIAS, VRESET and VOFFSET.

Note 4: During the micromirror parking process, VCC, VBIAS, VOFFSET, and VRESET power supplies are all required

to be within the specification limits in the Recommended Operating Conditions. Once the micromirrors are

parked, VBIAS, VOFFSET, and VRESET power supplies can be turned off.

Note 5: To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified in the

Recommended Operating Conditions. It is critical to meet this requirement and that VBIAS not reach full power

level until after VOFFSET is at almost full power level. OEMs may find that the most reliable way to ensure this is to

delay powering VBIAS until after VOFFSET is fully powered on during power-up (and to remove VBIAS prior to

VOFFSET during power down). In this case, VOFFSET is run at its maximum allowable voltage level (8.75 V).

Note 6: Refer to specifications listed in Table 4.

DLP2000 Datasheet(PDF) 26 Page - Texas Instruments

DLP2000 Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL