ADC12181 datasheet(3/17 Pages) NSC

3 / 17 page

Pin Descriptions and Equivalent Circuits #2

No.

Symbol

Equivalent Circuit

Description

Analog signal input. With a 2.0V reference voltage,

input signal voltages in the range of 0 to 2.0 Volts

will be converted. See section 1.2.

REF

Reference voltage input. This pin should be driven

from an accurate, stable reference source in the

range of 1.8 to 2.2V and bypassed to a low-noise

analog ground with a monolithic ceramic capacitor,

nominally 0.01µF. See section 1.1.

Positive reference bypass pin. Bypass with a 0.1µF

capacitor. Do not connect anything else to this pin.

See section 3.1

Reference midpoint bypass pin. Bypass with a 0.1µF

capacitor. Do not connect anything else to this pin.

See section 3.1

Negative reverence bypass pin. Bypass with a 0.1µF

capacitor. Do not connect anything else to this pin.

See section 3.1

CLOCK

Sample Clock input, TTL compatible. Maximum

amplitude should not exceed 3V.

CAL

Calibration request, active High. Calibration cycle

starts when CAL returns to logic low. CAL is ignored

during power-down mode. See section 2.2.

7PD

Power-down, active High, ignored during calibration

cycle. See paragraph 2.4

Output enable control, active low. When this pin is

high the data outputs are in Tri-state

(high-impedance) mode.

Over range indicator. This pin is at a logic High for

IN < 0 or for VIN > VREF.

READY

Device ready indicator, active High. This pin is at a

logic Low during a calibration cycle and while the

device is in the power down mode.

ADC12181 Datasheet(PDF) 3 Page - National Semiconductor (TI)

ADC12181 Datasheet(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Datasheet Download

Link URL