COP8TAB9 datasheet(22/59 Pages) NSC

22 / 59 page

11.0 In-System Programming

(Continued)

should be placed into the address registers of COP8TAC9

devices. Registers ISPADHI and ISPADLO are cleared to 00

on Reset.

Note: The actual memory address of the Option Register is

0x0FFF (hex), however the MICROWIRE/PLUS ISP routines

require the address FFFF (hex) to be used to read the

Option Register when the Flash Memory is secured.

TABLE 6. High Byte of ISP Address

ISPADHi

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Addr 15

Addr 14

Addr 13

Addr 12

Addr 11

Addr 10

Addr 9

Addr 8

TABLE 7. Low Byte of ISP Address

ISPADLO

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Addr 7

Addr 6

Addr 5

Addr 4

Addr 3

Addr 2

Addr 1

Addr 0

11.3.2 ISP Read Data Register

The Read Data Register (ISPRD) contains the value read

back from a read operation. This register is undefined on

Reset.

TABLE 8. ISP Read Data Register

ISPRD

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

11.3.3 ISP Write Data Register

The Write Data Register (ISPWR) contains the data to be

written into the specified address. This register is undeter-

mined on Reset.

TABLE 9. ISP Write Data Register

ISPWR

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

11.3.4 ISP Write Timing Register

The Write Timing Register (PGMTIM) is used to control the

width of the timing pulses for write and erase operations. The

value to be written into this register is dependent on the

frequency of CKI and is shown in Table 10. This register

must be written before any write or erase operation can take

place. It only needs to be loaded once, for each value of CKI

frequency. The MICROWIRE/PLUS ISP routine that is resi-

dent in the boot ROM requires that this register be defined

prior to any access to the Flash memory. Refer to Section

11.7 MICROWIRE/PLUS ISP for more information on avail-

able ISP commands. On Reset, the PGMTIM register is

loaded with the value that corresponds to 10 MHz frequency

for CKI. The best choice for value of PGMTIM will center the

operating frequency in the CKI Frequency Range.

TABLE 10. PGMTIM Register Format

PGMTIM

CKI Frequency Range

654

25 kHz–50 kHz

50 kHz–100 kHz

75 kHz–150 kHz

125 kHz–250 kHz

200 kHz–400 kHz

275 kHz–550 kHz

425 kHz–850 kHz

625 kHz–1.25 MHz

1.025 MHz–2.05 MHz

1.5 MHz–3 MHz

2.5 MHz–5 MHz

3.75 MHz–7.5 MHz

6.75 MHz–13.5 MHz

11.25 MHz–22.5 MHz

R/W

COP8TAB9 Datasheet(PDF) 22 Page - National Semiconductor (TI)

COP8TAB9 Datasheet(HTML) 22 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL