Electronic Components Datasheet Search
  English  ▼

X  

AD7903 Datasheet(PDF) 21 Page - Analog Devices

Part # AD7903
Description  Dual Differential 16-Bit, 1 MSPS PulSAR ADC 12.0 mW in QSOP
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7903 Datasheet(HTML) 21 Page - Analog Devices

Back Button AD7903 Datasheet HTML 17Page - Analog Devices AD7903 Datasheet HTML 18Page - Analog Devices AD7903 Datasheet HTML 19Page - Analog Devices AD7903 Datasheet HTML 20Page - Analog Devices AD7903 Datasheet HTML 21Page - Analog Devices AD7903 Datasheet HTML 22Page - Analog Devices AD7903 Datasheet HTML 23Page - Analog Devices AD7903 Datasheet HTML 24Page - Analog Devices AD7903 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
AD7903
Data Sheet
Rev. B | Page 20 of 28
CS Mode, 4-Wire Interface Without Busy Indicator
CS mode, using a 4-wire interface without a busy indicator, is
usually used when both ADCs within the AD7903 are
connected to a SPI-compatible digital host.
See Figure 43 for an AD7903 connection diagram example. The
corresponding timing diagram is shown in Figure 44.
With SDIx high, a rising edge on CNVx initiates a conversion,
selects CS mode, and forces SDOx to high impedance. In this
mode, CNVx must be held high during the conversion phase
and the subsequent data readback. (If SDIx and CNVx are low,
SDOx is driven low.) Prior to the minimum conversion time,
SDIx can be used to select other SPI devices, such as analog
multiplexers, but SDIx must be returned high before the
minimum conversion time elapses and then held high for the
maximum possible conversion time to avoid the generation of
the busy signal indicator. When the conversion is complete, the
AD7903 enters the acquisition phase and powers down. Each
ADC result can be read by bringing its respective SDIx input
low, which consequently outputs the MSB onto SDOx. The
remaining data bits are then clocked by subsequent SCKx falling
edges. The data is valid on both SCKx edges. Although the rising
edge can be used to capture the data, a digital host using the
SCKx falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the 16th SCKx falling edge or when
SDIx goes high (whichever occurs first), SDOx returns to high
impedance, and another ADC result can be read.
Figure 43. CS Mode, 4-Wire Interface Without Busy Indicator Connection Diagram
Figure 44. CS Mode, 4-Wire Interface Without Busy Indicator Serial Interface Timing
AD7903
ADC2
SDI2
SDO2
CNV2
SCK2
CONVERT
DATA IN
CLK
DIGITAL HOST
CS1
CS2
AD7903
ADC1
SDI1
SDO1
CNV1
SCK1
tCONV
tCYC
ACQUISITION
ACQUISITION
tACQ
tSCK
tSCKH
tSCKL
CONVERSION
SCKx
CNVx
tSSDICNV
tHSDICNV
SDOx
D115
D113
D114
D11D10D215
D214
D21
D20
tHSDO
tEN
1
2
3
14
15
16
1718
30
3132
tDSDO
tDIS
SDI1 (CS1)
SDI2 (CS2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com