Electronic Components Datasheet Search
  English  ▼

X  

AD6652BBC Datasheet(PDF) 55 Page - Analog Devices

Part # AD6652BBC
Description  12-Bit, 65 MSPS IF to Baseband Diversity Receiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6652BBC Datasheet(HTML) 55 Page - Analog Devices

Back Button AD6652BBC Datasheet HTML 51Page - Analog Devices AD6652BBC Datasheet HTML 52Page - Analog Devices AD6652BBC Datasheet HTML 53Page - Analog Devices AD6652BBC Datasheet HTML 54Page - Analog Devices AD6652BBC Datasheet HTML 55Page - Analog Devices AD6652BBC Datasheet HTML 56Page - Analog Devices AD6652BBC Datasheet HTML 57Page - Analog Devices AD6652BBC Datasheet HTML 58Page - Analog Devices AD6652BBC Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 76 page
background image
AD6652
Rev. 0 | Page 55 of 76
EXTERNAL MEMORY MAP
The external memory map is the only way to gain access to the
four channel address register pages and the output port control
register page. This set of eight registers is shown in Table 22.
These registers are collectively referred to as the external
memory map registers, because they control all accesses to the
channel address space as well as output control registers.
The use of each of these individual registers is described in
detail in the following sections. It should be noted that the serial
control interface has the same memory map as the microport
interface and can carry out exactly the same functions, although
at a slower rate.
Table 22. External Memory Map
Address
Name
Comment
7
Access Control Register (ACR)
7:
Auto increment
6:
Broadcast
5–2:
Instruction[3:0]
1–0:
A[9:8]
6
Channel Address Registers (CAR)
7–0:
A[7:0]
5
SOFT_SYNC Control Register (Write Only)
7:
PN_EN
6:
Test_MUX_Select
5:
Hop
4:
Start
3:
SYNC CH3
2:
SYNC CH2
1:
SYNC CH1
0:
SYNC CH0
4
PIN_SYNC Control Register (Write Only)
7:
Reserved write to logic low
6:
First SYNC only
5:
Hop_En
4:
Start_En
3:
PIN SYNC_EN D
2:
PIN SYNC_EN C
1:
PIN SYNC_EN B
0:
PIN SYNC_EN A
3
SLEEP (Write Only)
7–6:
Reserved write to logic low
5:
Access output port control registers
4:
Reserved low
3:
SLEEP CH3
2:
SLEEP CH2
1:
SLEEP CH1
0:
SLEEP CH 0
2
Data Register 2 (DR2)
7–4:
Reserved
3–0:
D[19:16]
1
Data Register 1 (DR1)
15–8:
D[15:8]
0
Data Register 0 (DR0)
7–0:
D[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com