| Electronic Components Datasheet Search |
|
AD7992 Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7992 Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 21 page ![]() AD7992 –17– REV. PrH PRELIMINARYTECHNICAL DATA Figure 11. Single Byte Write Sequence Figure 12. Two Byte Write Sequence READING DATA FROM THE AD7992 Reading data from the AD7992 is a one or two byte op- eration. Reading back the contents of the Configuration Register, Alert Status Register or the Cycle Timer Regis- ter is a single byte read operation as shown in Figure 13. This assumes the particular register address has previously been set up by a single byte write operation to the Address Pointer Register, Figure 10. Once the register address has been set up, any number of reads can subsequently be performed from that particular register without having to write to the Address Pointer Register again. If a read from a different register is required, then the relevant register address will have to be written to the Address Pointer Register and again any number of reads from this register may then be performed. Reading data from the Conversion Result Register, DATAHIGH Registers, DATALOW Registers or Hysteresis Registers is a two byte operation as shown in Figure 14. The same rules apply for a two byte read as a single byte read. ALERT/BUSY PIN The ALERT/BUSY may be configured as an Alert or Busy ouput as shown in Table VI. SMBus ALERT The AD7992 ALERT output is an SMBus interrupt line for devices that want to trade their ability to master for an extra pin. The AD7992 is a slave only device and uses the SDA ACK. BY AD7992 START BY MASTER FRAME 1 SERIAL BUS ADDRESS BYTE FRAME 2 ADDRESS POINTER REGISTER BYTE ACK. BY AD7992 19 1 9 C4 C3 C2 P2 P1 P0 R/ 9 A0 A1 A2 A3 0 0 SCL 1 C1 P3 91 9 D7 D6 D5 D2 D1 D0 D4 D3 STOP BY MASTER ACK. BY AD7992 FRAME 3 DATA BYTE SCL (CONTINUED) SDA (CONTINUED) SDA ACK. BY AD7992 START BY MASTER FRAME 1 SERIAL BUS ADDRESS BYTE FRAME 2 ADDRESS POINTER REGISTER BYTE ACK. BY AD7992 19 1 9 C4 C3 C2 P2 P1 P0 R/ 9 A0 A1 A2 A3 0 0 SCL 1 C1 P3 91 9 D7 D6 D5 D2 D1 D0 D4 D3 STOP BY MASTER ACK. BY AD7992 LEAST SIGNIFICANT DATA BYTE SCL (CONTINUED) SDA (CONTINUED) 91 0 0 0 D10 D9 D8 0 D11 STOP BY MASTER ACK. BY AD7992 MOST SIGNIFICANT DATA BYTE |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |