| Electronic Components Datasheet Search |
|
ADAU1461WBCPZ-R7 Datasheet(PDF) 55 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1461WBCPZ-R7 Datasheet(HTML) 55 Page - Analog Devices |
|
55 / 89 page ![]() ADAU1461 Rev. 0 | Page 54 of 88 R6: Record Mixer Right (Mixer 2) Control 0, 16,396 (0x400C) This register controls the gain of single-ended inputs for the right channel record path. The right channel record mixer is referred to as Mixer 2. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reserved RINPG[2:0] RINNG[2:0] MX2EN Table 38. Record Mixer Right (Mixer 2) Control 0 Register Bits Bit Name Description [6:4] RINPG[2:0] Gain for a right channel single-ended input from the RINP pin, input to Mixer 2. Setting Gain 000 Mute (default) 001 −12 dB 010 −9 dB 011 −6 dB 100 −3 dB 101 0 dB 110 3 dB 111 6 dB [3:1] RINNG[2:0] Gain for a right channel single-ended input from the RINN pin, input to Mixer 2. Setting Gain 000 Mute (default) 001 −12 dB 010 −9 dB 011 −6 dB 100 −3 dB 101 0 dB 110 3 dB 111 6 dB 0 MX2EN Right channel mixer enable in the record path. Referred to as Mixer 2. 0 = mixer disabled (default). 1 = mixer enabled. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |