Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADE9000ACPZ Datasheet(PDF) 9 Page - Analog Devices

Part # ADE9000ACPZ
Description  High Performance, Multiphase Energy Power Quality Monitoring IC
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE9000ACPZ Datasheet(HTML) 9 Page - Analog Devices

Back Button ADE9000ACPZ Datasheet HTML 5Page - Analog Devices ADE9000ACPZ Datasheet HTML 6Page - Analog Devices ADE9000ACPZ Datasheet HTML 7Page - Analog Devices ADE9000ACPZ Datasheet HTML 8Page - Analog Devices ADE9000ACPZ Datasheet HTML 9Page - Analog Devices ADE9000ACPZ Datasheet HTML 10Page - Analog Devices ADE9000ACPZ Datasheet HTML 11Page - Analog Devices ADE9000ACPZ Datasheet HTML 12Page - Analog Devices ADE9000ACPZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 73 page
background image
ADE9000
Data Sheet
Rev. A | Page 8 of 72
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER SUPPLY
VDD
2.97
3.3
3.63
V
Power-on reset level is 2.4 V to 2.6 V
Supply Current (VDD)
Power Save Mode 0 (PSM0)
15
17
mA
Normal mode
14.5
16.5
mA
Normal mode, six ADCs enabled
Power Save Mode 3 (PSM3)
90
300
nA
Idle, VDD = 3.3 V, AVDD = 0 V, DVDD = 0 V
1
Enables implementation of IEC 61000-4-30 Class S.
2
Tested during device characterization.
TIMING CHARACTERISTICS
Table 2.
Parameter
Symbol
Min
Typ
Max
Unit
SS to SCLK Edge
tSS
10
ns
SCLK Frequency
fSCLK
20
MHz
SCLK Low Pulse Width
tSL
20
ns
SCLK High Pulse Width
tSH
20
ns
Data Output Valid After SCLK Edge
tDAV
20
ns
Data Input Setup Time Before SCLK Edge
tDSU
10
ns
Data Input Hold Time After SCLK Edge
tDHD
10
ns
Data Output Fall Time
tDF
10
ns
Data Output Rise Time
tDR
10
ns
SCLK Fall Time
tSF
10
ns
SCLK Rise Time
tSR
10
ns
MISO Disable Time After SS Rising Edge
tDIS
100
ns
SS High After SCLK Edge
tSFS
0
ns
MSB
LSB
LSB IN
INTERMEDIATE BITS
INTERMEDIATE BITS
tSFS
tDIS
tSS
tSL
tDF
tSH
tDHD
tDAV
tDSU
tSR
tSF
tDR
MSB IN
MOSI
MISO
SCLK
SS
Figure 2. SPI Interface Timing Digram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com