Electronic Components Datasheet Search
  English  ▼

X  

NJU6356 Datasheet(PDF) 3 Page - New Japan Radio

Part # NJU6356
Description  SERIAL I/O REAL TIME CLOCK
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NJRC [New Japan Radio]
Direct Link  http://www.jrc.co.jp/eng/index.html
Logo NJRC - New Japan Radio

NJU6356 Datasheet(HTML) 3 Page - New Japan Radio

  NJU6356 Datasheet HTML 1Page - New Japan Radio NJU6356 Datasheet HTML 2Page - New Japan Radio NJU6356 Datasheet HTML 3Page - New Japan Radio NJU6356 Datasheet HTML 4Page - New Japan Radio NJU6356 Datasheet HTML 5Page - New Japan Radio NJU6356 Datasheet HTML 6Page - New Japan Radio  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
NJU6356
-3 -
2. Timer Data Reading
When the I/O termianl is "L" and the CE tarminal is "H", timer data can read out.
The output is LSB first and the
output data strings is shown below.
The timer data is transferred from timer counter to shift register at rising edge of the chip enable on the CE
terminal, and output the LSB of the timer data from the DATA terminal.
Afterward the timer data in the shift register shift by synchronized at the falling edge of clock signal on the CLK
terminal and output from the DATA terminal.
If the timer data is updated in the data output, there are one second difference between timer data and output
data.
Type E
Year
Month
Day
Days of
Week
Hour
Minute
Second
The data is read out from LSB of Year, and first 52-bit is effective.
If the low voltage detector detect the low battery, (EE)H is written into each digit of timer data and read out.
The
code of (EE)H is a warning for the broken.
< Read Out Timing >
Year
Second
CLK
CE
I/O
Data
Output
Shift
Register
(1) (2)
The timer data is transferred to the shift register at rising edge of the CE (1)
and LSB of the timer data is output to the DATA terminal.
Afterward the
timer data in the shift register shift by synchronized at falling edge of the
CLK(2) then output to the DATA terminal time-to-time.
1
2
3
4
5
6
7
3
4
5
6
7
0
1
2
3
4
5
6
7
3
4
5
6
7
0
Note) When the CE signal is which rising edge or falling edge,
the CLK signal should be fixed to “L”.
And so, before the
CE signal is raised, the I/O signal should be fixed to “L”.



Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com