1

PS8164A

09/29/00

PI6C102

Precision Clock Synthesizer

for Mobile PCs

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PCICLK_F

VSSPCI0

PCICLK1

PCICLK3

VDDPCI0

PCICLK2

VDDPCI1

PCICLK4

PCICLK5

VSSPCI1

VSSCORE0

VSSREF

REF

VDDCPU

CPUCLK1

VSSCPU

VDDCORE1

VSSCORE1

PCISTOP#

CPUSTOP#

PWRDWN#

SEL

SEL100/66#

1

2

3

4

5

6

7

8

9

10

11

12

13

14

28

27

26

25

24

23

22

21

20

19

18

17

16

15

XTAL_IN

XTAL_OUT

CPUCLK0

VDDREF

VDDCORE0

PinConfiguration

BlockDiagram

Features

• 100 MHz or 66.6 MHz operation

• Six copies of PCI clock, (synchronous with CPU clock) 3.3V

• Low cost 14.31818 MHz crystal oscillator input

• Power management control

• 28-pinSSOPpackage(H)

Description

The PI6C102 is a high-speed low-noise clock generator designed

to work with the Pericom's PI6C18x clock buffer to meet all clock

needs for Mobile Intel Architecture platforms. CPU and chipset

clock frequencies of 66.6 MHz and 100 MHz are supported.

Split supplies of 3.3V and 2.5V are used. The 3.3V power supply

powers a portion of the I/O and the core. The 2.5V is used to power

theremainingoutputs.2.5VsignalingfollowsJEDECstandard8-X.

Power sequencing of the 3.3V and 2.5V supplies is not required.

An asynchronous PWRDWN# signal may be used to orderly power

down (or up) the system.

28-Pin

H

REF

PCICLK

[1:5]

CPUCLK

[0:1]

REF

OSC

CPUSTOP#

*KBBAHI

2

5

PCICLK_F

PCISTOP#

DIV

XTAL_OUT

XTAL_IN

SEL100/66#

SEL

PWRDWN#

PLL1