SLG46536 datasheet(2/165 Pages) DIALOG

2 / 165 page

SLG46536_DS_105

Page 1 of 164

SLG46536

1.0 Overview

The SLG46536 provides a small, low power component for commonly used mixed-signal functions. The user creates their circuit

design by programming the one time Non-Volatile Memory (NVM) to configure the interconnect logic, the I/O Pins and the

macrocells of the SLG46536. This highly versatile device allows a wide variety of mixed-signal functions to be designed within a

very small, low power single integrated circuit. The macrocells in the device include the following:

•

Three Analog Comparators (ACMP)

•

Twenty-six Combination Function Macrocells

• Three Selectable DFF/Latch or 2-bit LUTs

• One Selectable Continuous DFF/Latch or 3-bit LUT

• Eleven Selectable DFF/Latch or 3-bit LUTs

• One Selectable Pipe Delay or 3-bit LUT

• One Selectable Programmable Pattern Generator or 2-bit LUT

• Five 8-bit delays/counters or 3-bit LUTs

• Two 16-bit delays/counters or 4-bit LUTs

• Two Deglitch Filters with Edge Detectors

•

Combinatorial Logic

• One 4-bit LUT

•

Serial Communications

•I2C Protocol compliant

•

16x8 RAM Memory with defined NVM OTP initial state

•

Pipe Delay – 16 stage/3 output (Part of Combination Function Macrocell)

•

Programmable Delay

•

Two Oscillators (OSC)

• Configurable 25 kHz/2 MHz

• 25 MHz RC Oscillator

•

Crystal Oscillator

•

Power-On-Reset (POR)

SLG46536 Datasheet(PDF) 2 Page - Dialog Semiconductor